Development of a temperature insensitive current controlled current source for LNA bias circuit applications by Green, Matthew R.
Development of a Temperature Insensitive Current 
Controlled Current Source for LNA Bias Circuit 
Applications 
Matthew Richard Green 
'c •• 
. .'" . 
.. .., - ..... -.", - .. -.' 
School of Technology 
Oxford Brookes University 
A thesis submitted in partial fulfilment of the requirements of Oxford Brookes 
University for the degree of 
Doctor of Philosophy 
October 2006 
THE FOLLOWING HAVE NOT 
BEEN COPIED ON 
INSTRUCTION FROM THE 
UNIVERSITY 
Page 2-5 figure 2.3 and 2.4 
Page 2-6 figure 2.5 
Page 2-7 figure 2.6 
Page 2-24 figure 2.18 
Page 2-29 figure 2.25 
Page 5-4 figure 5.2 and 5.3 
Appendix B 
DEDICATION 
This thesis is dedicated to Yunyee and Lydia. 
11 
ACKNOWLEDGEMENTS 
I would like to gratefully acknowledge the help and support received from friends and 
colleagues without whom this thesis would have been a significantly weaker offering. 
In particular, I am especially thankful to Bryan Hart for his helpful comments and 
discussions throughout the duration of my studies. In addition, I would like to thank 
Dr. Khaled Hayatleh and Prof. John Lidgey for being my Director of Studies and PhD 
supervisor, respectively. Your help and guidance has been invaluable. 
Finally, I would like to thank my family for all their support and encouragement over 
the years, my partner Yunyee for her understanding and devotion throughout the 
'-
months taken to prepare this thesis and our baby daughter Lydia who joined us near 
the end and filled our lives with happiness. 
111 
ABSTRACT 
The research described in this thesis is concerned with the analysis, design and 
development of a novel temperature insensitive Current Controlled Current Source 
(CCCS), in bipolar technology, in order to provide accurate amplification of a 
Proportional To Absolute Temperature (PTAT) reference current. The output current 
of the CCCS is intended for application as the bias current for a bipolar Low Noise 
Amplifier (LNA) in order to minimise gain variations with temperature across the 
industrial temperature range (-40·C to 8S·C). 
The thesis begins with an explanation of key parameters concerned with LNA design 
and a target specification is defined. In Chapter 2, a conventional LNA, with constant 
with temperature bias current, is developed following a methodical approach based on 
conventional techniques. This meets the previously defined specification at room 
temperature but exhibits large gain variations with changes in temperature. The 
analysis and simulation results of this conventional LNA serve as a benchmark for 
comparison with later designs. 
In order to minimise any gain variations with temperature of a bipolar amplifier it is 
well known that the applied bias current should be PT AT. Thus, a thorough analysis 
and comparative review of traditional and novel PTAT reference current generator 
circuits is conducted in Chapters 3 and 4. Based on these findings the PTAT 
generator exhibiting best performance in terms of output current accuracy and 
insensitivity to power supply variations is presented. However, this circuit cannot 
accurately produce large rnA level currents necessary for LNA bias applications so 
that sufficient linearity of the LNA is maintained. Thus, a need for some form of 
accurate CCCS or Voltage Controlled Current Source (VCCS), which should be 
temperature insensitive in order to preserve the desired temperature coefficient of the 
reference current/voltage, is highlighted. 
IV 
Traditional VCCS/CCCS designs are investigated in Chapter 5. Limitations of these 
approaches leads to the design and development ofa novel CCCS with built in PTAT 
reference. The presented CCCS utilises a new, previously unseen, architecture and 
has led to a patent application [1]. The author has reported the majority of this work 
in technical literature [2-4]. 
In Chapter 6, the output of the novel CCCS is adapted to include the conventional 
LNA circuit designed previously in Chapter 2. The results of the combined LNA and 
CCCS are compared with the conventional LNA. The combined LNA and CCCS 
offers a dramatic reduction in gain variation with temperature. 
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The wireless communications marketplace has experienced tremendous growth in the 
last two decades. This is largely due to the successful global deployment of second-
generation (2G) and third generation (3G) digital cellular systems. A 2G technology 
known as Global Systems for Mobile Communications (GSM) has become the 
world's fastest growing communications technology of all time and is currently the 
leading global mobile standard. GSM was first implemented in 1991, and now 
operates in approximately 210 countries across the world serving an estimated 1.7 
billion users [1]. 
In more recent years an increasing number of other wireless communication products 
have begun to appear. In May 2003 a 3G cellular system, namely, the Universal 
Mobile Telephone Service (UMTS) [2], was launched in the UK. In addition, many 
wireless interconnectivity have become commonplace. These include Wi-Fi 
[3] (based on the IEEE 802.11 family of standards [4]), Bluetooth [5] (based on the 
IEEE 802.15.1 standard [4]), Zigbee [6] (based on the IEEE 802.15.4 standard [4]) 
and Ultra Wide-Band (UWB) [7] (based on the IEEE 802.15.3a standard [4]). 
The development of yet more communication standards and products looks set to 
continue unabated. This will result in many innovative circuits and systems but will 
also lead to numerous complex design challenges that are not encountered in 
conventional low frequency systems. 
1.1 System on Chip - The Need for 
Integration 
The introduction of 3G cellular telecommunication systems, such as UMTS, has 
hugely increased the complexity of wireless handsets. This added complexity coupled 
with the need for lower cost, more power efficient and smaller sized wireless products 
has resulted in increasing the levels of system integration being sought by the research 
community. 
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Figure 1.1 shows a block diagram of a generic receiver circuit. This features a front-
end sub-circuit comprising of an antenna, Low Noise Amplifier (LNA), mixer, Local 
Oscillator (LO) and Low Pass Filter (LPF). In addition, the receiver also consists of a 
back-end sub-circuit comprising of an Analogue to Digital Converter (ADC) and 
Digital Signal Processing blocks. 
................................................. ....................................................................... : 
· . · . · . · . · . · i 
DSP 
Receiver 
Back-End 
ADC 
· . · . .................................................. : 
LPF 
LO 
Receiver 
Front-End . . ......................................................................... 
Figure 1.1 - Block Diagram of a Generic Receiver Circuit 
In most commercial Radio Frequency Integrated Circuits (RFICs), the mainly digital 
circuitry contained within the receiver back-end is formed in CMOS technology. In 
order to achieve a high degree of integration, it is desirable to integrate the receiver 
front-end and back-end sub-circuits into the same 'chip' or RFIC. Thus, creating a 
complete radio receiver System on Chip (SoC) design. However, in order for this 
work to be applicable to SoC design, the front-end must be constructed in a 
technology that is currently compatible with CMOS technology. Therefore, it is fair 
to say that, the front-end must use either CM9S or BiCMOS (a of 
bipolar and CMOS) technologies. 
Traditionally, RFIC circuits were often constructed in bipolar processes because they 
exhibit high gain, high linearity and low noise performance at Radio Frequencies 
(RF). However, in recent years CMOS device geometries have significantly 
decreased. Commercial CMOS processed now offer device geometries down to 
O.I3,um while 90nm, and smaller, device geometries are currently under development. 
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This reduction in device size, together with the advent of improved integrated passive 
components, has led to CMOS technology becoming a viable alternative for RF 
applications. Such technology is often referred to as RFCMOS. Unfortunately 
CMOS or RFCMOS wafers, which use very small geometry devices, are still 
significantly more expensive to fabricate than BiCMOS wafers that use more mature 
CMOS processes with slightly larger device geometries. Table 1.1 illustrates the cost 
of fabrication for various RFCMOS and BiCMOS processes available through the 
Europractice IC Service [8]. 
Vendor Process CMOS Device 
Type Geometry 
UMC RFCMOS O.ISpm 
UMC RFCMOS O.l3pm 
UMC RFCMOS 90nm 
AMS BiCMOS 0.35pm 
lHP BiCMOS 0.25pm 
(1) price per 5x5mm block needed 
(2) price per 4x4mm block needed 
Process 
L1S0 Mixed-ModeIRFCMOS 
L130E Mixed-Modc/RFCMOS 
L90N LogiclMixed-ModeIRFCMOS 
S35 SiGe 4M/4P 
SGC25B 
(3) price = area (mm2) x quantity (min cost equivalent to 7mm2) 
(4) price = area (mm2) x quantity (min cost equivalent to 5mm2) 
Cost 
(Euro) 
16000 (I) 
35600 (I) 
55200 (2) 
1000 (3) 
3500 (4) 
Table 1.1- Comparison of Fabrication Cost for Various RFCMOS and 
BiCMOS Processes Available Through the Europractice IC Service [8] 
Table 1.1 clearly demonstrates that BiCMOS currently offers significant savings in 
terms offabrication cost. For this reason, the work discussed in subsequent sections 
of this thesis will utilise bipolar devices intended for use in a BiCMOS process. 
1.2 The Role of a Low Noise Amplifier 
A low noise amplifier (LNA) is a fundamental part of any RF receiver system. In 
real-world situations, such as cellular-phone systems, the received signal is generally 
extremely small in amplitude. Therefore, the main role of an LNA is to amplify the 
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initial carrier signal to a sufficient level before the infonnation it contains can be 
properly demodulated by subsequent sections of the receiver. However, all amplifiers 
add noise to the signals they boost. Thus, when amplifying a very low-level signal, 
the amplifier's own noise can swamp the signal. Therefore, the LNA must amplify the 
carrier signal without adding significant noise, thus, preserving the required Signal to . 
Noise Ratio (SNR) at very low power levels. 
Additionally, for large signal levels, the LNA should amplify the received signal 
without significant distortion in order to minimise channel interference. 
Therefore, the LNA should be highly linear. Typical measures oflinearity are the 
IdB compression point and 3rd order intennodulation intercept point. These, and 
other key LNA parameters, are discussed in the following sub-sections. 
1.2.1 Noise Factor and Noise Figure 
As the name suggests, the noise perfonnance of an LNA is its most 
important attribute. A useful measure of the noise perfonnance of any system or 
circuit is the Noise Factor (F). This is a measure of how much additional noise a 
system will contribute to the output signal on top of that already present due to the 
source. F is defined as either: 
or 
F 
input SNR 
output SNR 
F = total eqUivalent input noise power 
input noise power due to source only 
(1.1) 
(1.2) 
A receiver system, regardless of the particular topology, consists of a cascade of 
different circuit blocks. Therefore, in order to calculate the F of an entire receiver 
system, it is necessary to calculate the F of multiple cascaded systems. This is easily 
achieved using Friis' fonnula [9]: 
1-5 
(1.3) 
where FJ and G J represent the noise factor and gain of the 1 st stage of the receiver. F2 
and G2 represent the noise factor and gain ofthe 2nd stage of the receiver etc. Often it 
is useful to express F in a decibel form. The Noise Figure (NF) is a decibel 
representation ofF. Thus: 
NF =lOloglO (F) (1.4) 
The NF of an LNA is particularly critical in determining the overall NF of the whole 
receiver system, since it is generally the 1st stage of the receiver. From (1.3) it is 
clearly seen that provided the LNA has sufficient gain; the LNA is the majority 
contributor to the overall receiver NF. 
1.2.2 Linearity 
The linearity of an LNA is an indication of the maximum input signal 
power that can be handled, without introducing significant distortion to its output 
signal. Ideally the output signal y(t) of an amplifier is linearly related to the input 
signal x(t). However, the gain of a bipolar transistor, in a memoryless system, is 
weakly non-linear and can be described by the Taylor expansion series [10]: 
yet) = K\.x(t) + K 2.(x(t»2 + K3.(x(t»3 + ..... . (1.5) 
For simplicity, the following analysis neglects non-linear terms above the 3M order. 
Thus, when the input-output relationship is given by the analytic relationship: 
yet) = f(x(t» (1.6) 
The coefficients KJ, K2 and K3 are given as: 
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(1.7) 
(1.8) 
(1.9) 
The coefficient KJ describes the linear 1st order behaviour of the device. Similarly, 
the coefficients K2 and K3 describe the 2nd order and 3rd order non-linear behaviour of 
the device. Now, in this case, the input signal is a single tone that takes the form: 
(1.10) 
By substitution of (1.10) into (1.5), an expression for the output signal is obtained. 
(1.11) 
This result can be rewritten as: 
(1.12) 
Thus, a single tone input signal at the fundamental frequency results an output signal, 
at the same frequency, with the addition of a DC term, a 2nd harmonic term and a 3rd 
harmonic term. However, the fundamental frequency term is of most interest. See 
overleaf (1.13). 
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(1.13) 
From (1.13) it is clear that the fundamental frequency is amplified by the sum of a 
linear gain term Al KI and a third order term 3A{ K3 . At low input signal levels the 
4 
linear term is dominant. However, as the input signal level the 3M order 
term becomes more significant. If the sign of the 3M order term is positive then this 
results in gain expansion. Conversely, if the sign of the 3rd order term is negative then 
this results in gain compression. However amplifiers, in the usual case, exhibit gain 
compression. Therefore, a useful figure of merit for linearity is the IdB Compression 
Point (CP-JdB). This is defined as the signal level at which the gain has dropped by 
1 dB from its small-signal value. This is shown in Figure 1.1 and can be input referred 
(lCP-JdB) or output referred (OCP-JdB). 
Using the same method as presented in the above analysis, it is now assumed that the 
input signal consists of two tones at the fundamental frequencies roJ and ro2. Thus: 
(1.14) 
Again, by substitution of(1.14) into (1.5), an expression for the output signal is 
obtained. 
( 
3K3 ( 3 AI2K2 + A2K] +-4- A2 +2AI A2 
A2K A 3K A 3K +_2_2 cos(211J2t)+_1_3 cos(3I1Jlt)+_2_3 cos(311J2t) 2 4 4 
(1.15) 
+K2AIA2 cos(I1J] ± 11J2)t+ cos(211J1 ±a>2)f 4 
3K AA2 
+ 3 1 2 cos(211J ±11J)t 4 2 1 
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In this case, an input signal consisting of two tones, at the fundamental frequencies (J) J 
and (J}2, results in an output signal containing the same fundamental frequencies, 
again, with the addition of a DC term, a 2nd harmonic term, a 3rd harmonic term and 
further intermodulation terms. However, the fundamental frequency and 
intermodulation terms are of most interest. See expressions (1.16) to (1.20). 
(1.16) 
(1.17) 
From (1.16) and (1.17) it is easily seen that the fundamental frequencies are amplified 
by a linear term A1KI or A2K\, as in the case of a single tone input signal, and a cross 
modulation term 3K 3 + 2Al Ai) or 3K 3 + 2Al2 A2)' The presence of cross 
4 4 
modulation terms means that the amplitude of the fundamental (J) / is dependent on the 
amplitude of the signal (J)2 and vice versa. As discussed previously, the cross 
modulation terms result in gain compression. This can result in a particular problem 
known as desensitisation. Suppose (J)/ represents a desired signal and (J}2 is an 
unwanted signal with an amplitude much greater than that of (J) /. Large amplitude 
unwanted signals are often called blockers. Now, assuming the cross modulation term 
has a negative sign, the blocker will cause the gain to compress prematurely. Thus, 
reducing the sensitivity of the receiver. For this reason, care must be taken when 
measuring the compression point. It is therefore common to specifY CPo/dB both with 
and without blocker signals present. The intermodulation terms are given via 
expressions (1.18) to (1.20). 
3K A2A 
3 I 2 cos( 2lV ± lV )t 4 . 1 2 (1.18) 
3K AA2 
3 I 2 COs(2lV ± lV )t . 4 2 1 (1.19) 
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The above intermodulation terms result in additional signals at 2IVI -1V2 and 21V2 -IVI • 
If (J)j and (J)2 are close together, these intermodulation terms can fall within the 
bandwidth of the circuit where they cannot be filtered out, thus, creating distortion in 
the output signal. A common measure of the intermodulation distortion is the 3rd 
order intercept point (IP). This is a fictional value that is defined by the point at 
which the extrapolated values the fundamental and intermodulation signals intercept 
each other. This is also shown in Figure 1.1. With a two-tone input signal, there are 
two possibleIP) results (i.e. using either 2IVI -1V2 0r 21V2 -IVI ). Generally, both results 
are identical. However, differences may arise ifboth tones are not well within the 
circuit bandwidth so that the small-signal frequency response differs at each 
intermodulation frequency. Also, differences will arise if (J)j and (J)2 have differing 
amplitudes. In either case, the lowest IP3 value is taken. IP) can be input referred 
(IIP) or output referred (DIP). 
OCP.
JdB 
_ •• __ ._----
Pour 
(dBm) 
Frequency response 
of WI orwz 
Frequency response of 
2wI - Wz or 2wz· WI 
Noise Floo,r-1I--"!L..---4-----+--+--------
.' i SFDR i PIN (dBm) 
I 
' ... 
DR 
[CP.JdB 
Figure 1.1 - A GraphicalllIustration of how the 1 dB Compression 
Point, 3rd Order Intermodulation Intercept Point, Dynamic Range 
and Spurious Free Dynamic Range are Derived 
(1.20) 
The expression (1.20) illustrates another intermodulation product that is present at 
IVI ± 1V2 • Initially this may seem oflittle concern, as it is highly likely to fall outside 
the circuit bandwidth. However, due to weak internal feedback in an amplifier, this 
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term may re-mix with other terms resulting in additional intermodulation terms at 
2IDl - ID2 and 2ID2 - ID\. Thus, it is often useful to filter out the ID\ ± ID2 term at the input 
in order to enhance IP3 [11]. 
Figure 1.1 also illustrates two other useful parameters. These are the Dynamic Range 
(DR) and Spurious Free Dynamic Range (SFDR). DR is defined as the range of input 
signal amplitude over which the circuit can be used without introducing significant 
signal degradation at the output. The lower limit is determined by the input referred 
noise, or noise floor, whilst the upper limit defined by ICP-1dB. SFDR is the range of 
input signal amplitude that can be handled by the circuit before the intermodulation 
products become stronger than the noise floor. Thus, the noise floor defines the lower 
limit and the point at which the amplitude of the 3rd order intermodulation product 
(i.e. 2ID\ -ID2 or 2ID2 -ID\) intercepts the noise floor defines the upper limit. 
1.2.3 Stability 
A fundamental requirement of all RF amplifiers is unconditional stability 
across the entire frequency range of interest. That is the frequency range at which the 
amplifier exhibits greater than unity gain. Unconditional stability requires that the 
amplifier will not oscillate under any source or load impedance termination conditions 
provided that the real part of the source or load impedance is positive. 
In 1962 Rollet first proposed a simple stability criterion [12]. This is known as the 
Rollet Factor or K-Factor (K). In scattering parameter [13] form, K is defined as: 
(1.21) 
where: 
(1.22) 
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However, in order to achieve unconditional stability at a particular frequency, the 
conditions K> 1 and must be met. Unfortunately, K is unable to quantify 
stability, thus, it merely serves as an indicator if a point of stability has been reached. 
Therefore, if K is found to be less than unity, the degree of instability cannot be 
directly inferred. Instead a graphical method (i.e. plotting stability circles on a smith 
chart) must be employed [14]. In addition, simultaneously satisfying two stability 
conditions is not as convenient as a single one. Therefore, Lombardi and Neri 
proposed a new stability criterion [15] in 1992. This is defined as: 
(1.23) 
In this case, unconditional stability at a particular frequency is achieved provided the 
single condition /1> 1 is met. By contrast to K, fl is defined as the minimum distance 
between the origin of a smith chart and any unstable region. Thus, it is not only more 
convenient than K to use but provides insightful meaning in order to assess the degree 
of instability. 
1.3 Motivation for Thesis 
LNA design is a very active area of interest within academic and industrial 
research groups. This is because an LNA plays such a key role in all forms of 
receiver design; as explained in the previous section. Many papers detailing a wide 
variety ofLNA research can be seen in technical literature. However, little of this is 
devoted to LNA bias circuits. Bias circuits are necessary in order to provide the 
necessary DC bias conditions for an LNA to function as desired. However, most bias 
circuits seen in the technical literature rely on the use of practically identical current 
mirror schemes. 
The major motivation behind this thesis is to improve on traditional bias circuit design 
for LNA applications. Particularly, with regards to, providing temperature-
independent DC current amplification of a much smaller temperature-dependent 
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reference current (i.e. bandgap or proportional to absolute temperature current). The 
amplified output current can then be used to ensure that the LNA will maintain either 
constant voltage gain or DC power consumption across a wide temperature range. 
1.4 LNA Specification 
UMTS is the intended application for all LNA designs in this thesis. However, in 
order to develop a specification for a particular LNA design, it is first necessary to 
know the overall receiver system requirements along with the proposed receiver 
topology. From the overall receiver requirements, it is necessary to determine the 
individual requirements of the analog front-end and digital back-end. 
Several examples for determining analog receiver requirements have been reported in 
the technical literature [16-18]. However, in order for these methods to be accurate, a 
detailed knowledge of the digital back-end performance is required. Once this is 
known, the required analog front-end performance can be specified. Only then can 
the individual requirements for each receiver front-end block be determined. 
However, complete receiver planning is beyond the scope of this thesis. Therefore, 
the final LNA design in this thesis is targeted to meet a typical specification adapted 
from [19] and [20]. This is shown in Table 1.2. 
Parameter 
(Frequency = 2140 MHz) 
Targeted Performance 
Gain (S2J) 15-20 dB (HG Mode) 3-8 dB (LG Mode) 
Noise Figure <2dB (HG Mode) 
ICP.JdB >-15 dBm 
lIP] >-5 dBm 
Input Return Loss (SlJ) >12 dB 
Output Return Loss (S22) >12dB 
Reverse Isolation -{S12) >60 dB 
Table 1.2 - Proposed LNA Specification 
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In addition to the parameters in Table 1.2, the final LNA is required to provide 
constant gain between -40°C and 85°C across the whole UMTS frequency range 
(2110-2170 MHz). The LNA should have two gain modes. Namely, a High Gain 
(HG) mode for weak. signals and a Low Gain (LG) mode for large signals. The LG 
mode is necessary to relax the linearity requirements of following segments of the 
receiver chain. In both modes the input and output should be matched to 50n and the 
total power consumption should be minimised. 
1.5 Summary 
In recent years the introduction of numerous telecommunication products and 
systems has created enormous growth in the telecommunications industry. Increased 
complexity of these products has led the need for increased circuit and component 
integration. Therefore, Section 1.1 discussed the need for SoC design. In the scope of 
this thesis, this is where a complete radio receiver system is integrated within a single 
RFIC. 
Section 1.2 discussed the role of an LNA. This being to amplify small signal carrier 
signals to a sufficient level, without adding significant noise, before the information it 
contains can be properly demodulated by subsequent sections of the receiver. 
Additionally, for large signal levels, the LNA should amplify the received signal 
without introducing significant distortion. Thus, the LNA is a fundamental part 
within the analog front-end of any receiver system. 
However, the mainly digital receiver back-end is usually implemented in a CMOS 
technology. Thus, in order to be compatible with SoC design, the receiver front-end, 
and hence the LNA, should be implemented in a technology that is compatible with 
CMOS. One such technology is RFCMOS. This uses small geometry CMOS devices 
that are suitable for LNA design. Alternatively, BiCMOS offers compatibility 
through a hybrid of bipolar devices and a mature CMOS process (i.e. one that uses 
slightly larger geometry CMOS devices). From Table 1.1, it was found that BiCMOS 
currently offers considerable savings in implementation costs. Therefore, it was 
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decided that all LNA designs in this thesis would be constructed from bipolar devices 
intended for implementation in a BiCMOS process. 
Subsections 1.2.1, 1.2.2 and 1.2.3 discussed the definition of key LNA parameters. 
Namely, noise factor, noise figure, IdB compression point, third order 
intermodulation intercept point, dynamic range, spurious free dynamic range and 
unconditional stability. It was demonstrated that the LNA is responsible for the 
majority of noise present at the output of a receiver system. 
A major objective of this thesis is to develop a LNA that can meet a typical UMTS 
specification. However, as discussed in Section 1.4, it is beyond the scope of this 
thesis to undertake receiver planning in order to eventually derive the necessary LNA 
parameter targets. Therefore, a typical specification was formed using existing values 
in the technical literature [19-20]. 
In the author's view, the incidences of novel bias circuit design techniques in the 
technical literature, which are suitable for use in LNA design, are few and far 
between. Most bias circuits seen in the technical literature rely on the use of 
practically identical current mirror schemes. Therefore, the major motivation behind 
and main focus of this thesis, as discussed in Section 1.3, is to improve on traditional 
bias circuit design for LNA applications. Particularly, with regards to, providing 
temperature-independent DC current amplification of a much smaller temperature-
dependent reference current (i.e. a Bandgap or PTAT current). The amplified output 
current can then be used to ensure that the LNA will maintain either constant voltage 
gain or DC power consumption across a wide temperature range. 
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This chapter begins with a discussion of various LNA input stages, in order to 
determine an input stage that will result in best noise performance. Two circuit 
techniques, namely neutralisation and unilateralisation, are investigated. A LNA 
design procedure is then defined and followed in order to provide a circuit that meets 
the LNA specification defined in Chapter 1 at room temperature. 
2.1 LNA Topologies 
In analog design there are three basic bipolar circuit building blocks available to the 
designer. These are the common emitter, common base and common collector 
transistor configurations as shown in Figure 2.1. 
VOUT 
Common Emitter Common Base 
VlN 
VOUT 
VOUT 
Common Collector 
Figure 2.1 - Fundamental Bipolar Transistor Configurations 
In order to design an LNA, it is necessary to know which configuration will offer the 
best noise performance. Extensive theoretical noise analysis of these configurations is 
covered in [1]. From this previous work it is found that the noise performances of 
common emitter, common base and common collector stages are nominally identical. 
However, in practice, common base stages are generally impractical as low noise 
input stages because their current gain is equal to unity. Thus, any noise current 
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present at the output of the common base stage will be directly inferred back to the 
input without any reduction. Similarly, common collector stages exhibit unity voltage 
gain. Thus, in this case, the equivalent input noise voltage of the following stage will 
be transformed directly back to the common collector input. 
In contrast, a common emitter stage offers both current gain and voltage gain that is 
significantly greater than unity. Therefore, both the equivalent input noise voltage 
and equivalent input noise current of the following stage will be attenuated by the 
voltage gain and current gain, respectively, when referred back to the common emitter 
input. Thus the common emitter will exhibit a lower NF when compared to that of the 
previously mentioned common base and common collector configurations. 
Figure 2.2 illustrates a simplified model of a bipolar transistor in common emitter 
configuration. 
Rs CIl 
Rn: + 
Figure 2.2 - Simplified model of a Common Emitter Configuration 
Unfortunately, the presence of CIJ results in coupling between the input and output 
ports of the transistor. This can create problems that may render the common emitter 
configuration unsuitable in its present form. Firstly, CIJ causes the input capacitance 
to increase due to the Miller Effect [2], thus, reducing the circuit bandwidth. 
Secondly, the coupling also results in a non-zero reverse transmission coefficient 
(S12). This can create difficulties in providing simultaneous input and output 
impedance matching and often leads to instability. In order to design impedance 
matching networks, the input reflection coefficient (SII) and output reflection 
coefficient ( 22) for a two-port device (e.g. a common emitter amplifier) must be 
known. These are given by the well-known equations overleaf [3]. 
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(2.1) 
(2.2) 
where S21 is the forward transmission coefficient, r s is the source reflection 
coefficient and rL is the load reflection coefficient. It is clear from (2.1) and (2.2) that 
Sll and S22 are both dependent on each other. Now, the input and output impedances 
(Z/N and ZOUT, respectively) can be expressed as: 
Z -z l+Sll IN- 0--
l-SII 
(2.3) 
(2.4) 
where Zo is the characteristic line impedance. Zo is assumed to be son for all designs 
within this thesis. Thus, it follows that Z/N and ZOUT are also both dependent on each 
other. Hence, this configuration is considered bilateral since signal flow exists in both 
directions. An approach to obtain simultaneous matching can, therefore, be 
particularly arduous. Such a method is described in [4]. As mentioned previously, a 
non-zero SJ2 value may also give rise to instability. Referring to the stability factor 
equation defined by Lombard and Neri (1.23), it is easily seen that a non-zero SJ2 
value may lead to the denominator of(I.23) becoming greater than the numerator. 
This will result in the condition p<1, thus, indicating an unstable design. Methods to 
overcome these potential problems can be grouped into two types of technique. 
2.1.1 Neutralisation 
The first technique is to cancel or 'neutralise' the coupling from the output 
port to input port. This is achieved by creating an additional coupling path with equal 
magnitude and opposite phase. Therefore, the overall or 'net' coupling between the 
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ports becomes equal to zero. The classic form of neutralised amplifier [5] is shown in 
Figure 2.3. 
Figure 2.3 - The Classic Neutralised Amplifier [5] 
In this case, a tapped inductor or autotransformer (L1) in conjunction with C] forms a 
tuned load. By symmetry, the signal voltages at the top and bottom of Ll have a phase 
difference of 180°. Therefore, the signal voltages at the top ofCNand the base OfQl 
Figure 2.4 - Alternative 
Neutralisation Technique 
Using Magnetic Coupling [6] 
will also have a phase difference of 180°. 
Assuming, from Figure 2.2, that the undesired 
coupling is solely due to Cp then, it follows that, 
there will be zero net feedback from collector to 
base provided that the condition CN = Cp is met. 
An alternative neutralisation technique, proposed 
by Cassan and Long [6], utilises transformer 
feedback and is shown in Figure 2.4. Here 
magnetic coupling between the collector and 
emitter OfQl is used to cancel the effective 
feedback through Cpo However, at present 
integrated transformer models are frequently not 
available from foundries for initial analysis 
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purposes and, in any case, actual implemented examples [6,7] exhibit non-ideal 
coupling behaviour, although, the technique shown in Figure 2.4 actually requires a 
non-ideal coupling coefficient value. For these reasons, designs relying on integrated 
transformers have found little or no widespread use. 
However, it is observed that the circuit of Figure 2.3 only requires a transformer to 
achieve signal inversion. This is easily achieved in many other ways. A more 
practical topology for RFIC applications uses a differential amplifier to achieve signal 
inversion [8], thus, avoiding the need for an integrated transformer. This is shown in 
Figure 2.5. 
Figure 2.5 - Neutralised Amplifier Using a Differential Pair to 
Obtain Signal Inversion [8] 
A further alternative neutralisation technique [6] uses an inductor to resonate with CII 
at the desired centre frequency. See Figure 2.6. However, this technique is usually 
impractical for RFIC implementation due to the large value of LJ needed. For 
example, a typical value of CII is approximately 65/F, thus, the required value of LJ is 
85nH at 2.14GHz. Clearly, this is too large to integrate! Furthermore, the DC 
blocking capacitance (CBLld severely loads the base and collector causing a reduction 
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of forward gain through the transistor transconductance. This, in conjunction with a 
low inductor Q factor, may lead to an increase in NF. 
Figure 2.6 - Neutralised Amplifier Using an Inductor 
to Resonate with ell [6] 
Unfortunately, in order to achieve precise neutralisation, the value of ell must be 
known. However, ell is somewhat voltage dependent. This makes precise 
cancellation difficult particularly when dealing with additional variability in process 
parameters. For this reason, neutralisation has been largely neglected in recent times. 
2.1.2 Unilateralisation 
The second method to overcome the problems associated with ell is called 
unilateralisation [6]. Unilateralisation decreases reverse signal flow and, thus, 
coupling between the output and input ports of an amplifier. This is commonly 
achieved by means of a cascode amplifier or emitter coupled amplifier (a combination 
of a common collector stage with a common base stage) as shown in Figure 2.7(a) and 
(b), respectively. 
Both the cascode and emitter coupled amplifiers reduce the swing across ell 
by concentrating the amplifiers voltage gain across a common base stage. In the case 
of the cascode topology, the miller multiplication of ell' which is seen at the input of 
the common emitter stage, is greatly reduced. Therefore, the cascode exhibits a much 
greater bandwidth than that of the simple common-emitter amplifier. In the case of 
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the emitter-coupled amplifier, the miller effect is eliminated as the collector is 
effectively grounded to all AC signals. 
Vee Vee 
VOUT 
V B/AS 
(a) (b) 
Figure 2.7 - Two common Unilateralisation Techniques Consisting of (a) a 
Cascode Amplifier and (b) an Emitter-Coupled Amplifier 
In both cases, the common base stage isolates the output from the input. Therefore 
these topologies can be considered unilateral, since, signal flow only exists from input 
to output. In addition, the increased reverse isolation increases stability and allows for 
much simpler impedance matching network design. Unilateralisation is much less 
prone to process parameter variation and is therefore generally considered to be the 
preferred technique for LNA design. 
Both designs ofter adequate noise performance as each offers both significant voltage 
and current gain. Therefore, voltage and current noise present at the amplifier output 
is significantly attenuated by the amplifier voltage and current gain when referred 
back to the input. However, both configurations will exhibit a higher noise figure 
than that of the simple common emitter configuration. This is because, in both cases, 
voltage noise present at the input of the common base stage will be directly referred 
back to the amplifier input due to the fact that the initial input stage of both circuits 
has a unity voltage gain. This is more of a problem with the coupled emitter topology 
as additional voltage noise will be present due to the bias current source. Therefore, 
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in terms of noise performance, the cascode amplifier is most suitable for use as a LNA 
as it will exhibit a lower NF than that ofthe emitter-coupled topology. However, it is 
noted that the base of the common base transistor must be at small-signal ground in 
order to provide stability and minimise the impact of the device on the overall noise 
figure. Typical cascode NFs are only marginally worse than that of common emitter 
NF (i.e. in the range of+O.ldB to +O.5dB). Therefore, this thesis will concentrate on 
the development of cascode LNA designs. 
2.2 LNA Design Procedure 
A typical unilateral LNA can be designed following a procedure detailed in the 
subsequent section. 
2.2.1 Optimum Collector Current for Minimum NF 
The first task of a 
LNA designer is to choose a 
suitable device with a transition 
frequency (fr) that is 
significantly larger than that of 
the intended operating 
frequency (fo) . The device is 
then biased in cascode 
configuration, since this is the 
chosen amplifier topology but 
also to isolate the input and 
output ports, at varying 
collector current values. In this 
case, a simple current mirror 
with beta helper [9] is u ed to 
provide the bias current as it 
v'" 
Q. 
-=- 50DRFlnput 
Port 
50D RF Output 
Port 
+ 
Note: All ' boxed' 
inductors are 
considered open 
circuit at AC. 
'Boxed' capacitors 
are all considered 
short circu it at AC 
Figure 2.8 - Schematic of Test Circuit for 
Determination of the Optimum Collector Current 
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Ie NFMIN(dB) IT 
(rnA) (2. 14GHz) (GHz) 
0.5 1.560 7.313 
0.6 1.542 8.205 
0.7 1.533 9.024 
0.8 1.532 9.772 
0.9 1.535 10.539 
1 1.541 11.1S2 
1.1 1.550 11.777 
1.2 1.561 12.419 
1.3 1.574 12.988 
1.4 1.587 13.373 
I.S 1.601 13.717 
1.6 1.616 14.102 
1.7 1.632 14.396 
1.8 1.648 14.725 
1.9 1.664 IS.013 
2 1.680 15.233 
Table 2.1 - Minimum NF and IT 
Obtained at Various Collector Current 
Values 
allows acceptable current transfer ratio 
accuracy whilst providing freedom of 
the cascode transistor base voltage 
selection. The minimum NF and /r of 
the input transistor Ql are then 
measured at each corresponding 
collector current value. Here Vee and 
VBlAS are chosen to be SV and 2.SV, 
respectively. Figure 2.8 illustrates the 
test circuit schematic. During 
simulation, all circuit components, 
apart from Q}, were considered 
noiseless. Table 2.1 demonstrates the 
observed results. 
The 'true' optimum collector current 
(Icon) is equal to 0.8mA. This is 
apparent because the minimum 
obtainable NF of 1.532dB occurs when 
Ie= 0.8mA. However, this also results 
in a poor IT of 9. 772GHz. Therefore, 
IcoPT is chosen to be I.SmA as this 
offers both a low NFMIN (1.60 I dB), 
only 0.069dB greater than the true optimum NFMIN, and a reasonably highlT 
(13.717GHz). 
2.2.2 Optimum Noise Impedance Manipulation 
In order to provide maximum power transfer at the input of an amplifier, 
the input impedance must be matched to the complex conjugate of the source 
impedance. In this thesis, the source impedance is always equal to 50+jOQ. 
Therefore, the input impedance should be 50-jOn (i.e. identical to the source 
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impedance). In addition, the measured NF of an amplifier is dependent on its input 
impedance at the desired operating frequency. Thus, an optimum input impedance 
value exists, often referred to as the optimum noise impedance, which yield the 
lowest NF (i.e. NF = NF MIN). It is therefore necessary to provide a simultaneous 
matching for optimum noise performance and maximum power transfer. This is only 
possible if the optimum noise impedance also equals 50±jOn. 
According to [10], NFMIN is obtained at an optimum value of input admittance (YOPT). 
This is given by: 
(2.5) 
where Rn is the equivalent noise resistance, TE is the emitter resistance, TB is the base 
resistance,fis the signal frequency, VT is the thermal voltage, Po is the DC current 
gain and n is the forward emission coefficient (approximately equal to unity). It is 
straightforward to obtain the optimum input impedance since ZOPT= YoPT-t . Thus, it 
can be shown that the resistive real part of the optimum input impedance (RaPT) is 
given by: 
I (fil] nlJ;l +r 1+_T_ + T 
2VT \: E B Poll 4Po/l 
R _ R"IT _--=-__ OPT ---
lIe { (Ii] n l ( Ii] -V"E +rB 1+-- +- 1+--1 2VT Poll 4 Pol 
(2.6) 
According to [10], RaPT is inversely proportional to the emitter length of a Bipolar 
Junction Transistor (BJT). However, as long as the emitter length-to-width ratio (lEI 
WE) remains in excess often, NFMIN remains invariant to changes in emitter length. 
Therefore, RaPT can be manipulated to equal50n by altering the emitter length of the 
input common-emitter transistor. 
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However, in many cases it is not possible to alter individual transistor parameters. 
Instead a designer has to develop designs from a set of existing transistor models 
supplied for a particular process. In this case a slightly different approach is adopted. 
Referring to Figure 2.8, using N parallel BITs to form composite devices Ql and Q2, 
can also alter RoPT. In this case, each BIT is biased so that its collector current is set 
equal to [ COPT. As shown in [11], RoPT decreases as N is increased. Thus, an optimum 
value of N exists when RaPT::::: 500.. Using an identical test circuit as shown 
previously in Figure 2.8, RaPT was measured for different values of N. Each time IJN = 
l eoPT= 1.5mA, Vee = SV and VBIAS = 2.SV The tabulated results are shown in Table 
2.2 and plotted in Figure 2.9. 
RoPT 
N (0) 
1 185.243 
2 92.624 
3 61.751 
4 46.314 
5 37.052 
6 30.877 
7 26.466 
8 23 .158 
9 20.586 '-- _L- __ 
Table 2.2 - The Effect 
ofNonRoPT 
200 
180 
160 
-140 e 120 .c: 
2. 100 
Ii: 80 o a: 60 
40 
20 
o 
f-
\- - .. --
-\ 
- \-
-\ 
- --r--t-
2 3 4 5 6 7 8 9 10 
N 
Figure 2.9 - Plot Showing the Effect of Non 
R aPT 
From Table 2.2 and Figure 2.9, it is clear that RaPT = 50.0 when N is between 3 and 4. 
However, as it is only possible to have an integer number ofBJTs in parallel, the 
optimal value is taken to be N = 4 because RaPT is closest to son (RaPT = 46.3140.) 
under this condition. Though not shown above, the use of parallel N devices has a 
negligible effect on the overall/r ofthe composite device Ql. 
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One drawback oftms technique is that the required total LNA collector current, given 
by: 
IcroT = NJcoPf (2.7) 
may be unnecessarily large. This is because l eToT is defined by matching and noise 
conditions rather than gain, linearity and power consumption requirements as would 
be desirable. In order to overcome these shortcomings, an improved method [11] to 
manipulate RoPT is mghlighted below. 
The alternative method involves the connection of a capacitor e BE between the base 
and emitter of the common-emitter device QI. See Figure 2.10. As eBE is increased 
RaPT decreases in similar fasmon to that shown in Figure 2.9. Thus, for an arbitrary 
number of N devices, each biased at l eoPT, there exists an optimum value of eBE when 
Ron = 500. Using the test set-up in shown in Figure 2.10, RoPT was measured for 
different values of eBE when N = 1, N = 2 and N = 3. Each time l IN = l eoPT= 1.5mA, 
Vee = 5Vand VBIAS 2.5V. The results are plotted in Figure 2.11. 
Vee 
VBIAS 
Input Port 
Figure 2.10 - Schematic of Test Circuit for 
Determination of the Optimum eBE Value 
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Figure 2.11 - Plot Showing the Effect of C BE on RaPT when N=l , N=2 and N=3 
From Figure 2.11, the optimum values of CBE, to ensure R aPT = son, are 0.43pF, 
0.39pF and 0.21pFwhenN= 1, N = 2 andN = 3, respectively. Thus, the use OfCBE 
ensures a close to minimum NF at any current level. The emitter area and overall bias 
current are now free parameters. Therefore, the designer is now free to set the bias 
current, given by (2.7), in order to meet other key performance parameters such as 
gain, linearity or power consumption. 
However, the actual NF may be slightly higher than NF MIN, though the difference is 
often negligible, because the imaginary reactive part of Z OPT (i.e. XOPT) is unlikely to 
equal on. This can be overcome at the expense of perfect input impedance matching 
as discussed in the subsequent section. 
2.2.3 Input Impedance Matching - Inductive 
Degeneration 
As discussed in the previous section, the input impedance must be matched 
to equal 50+jOQn order to provide maximum input power transfer from the signal 
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source. The ' state of the art ' solution most commonly seen in the technical literature 
[12-14] is called inductive degeneration. This is illustrated in Figure 2.12 . 
• 
N01E: eBE LE 
is optional 
Figure 2.12 - Inductive 
Degeneration 
Figure 2.13 - Simplified Model of QJ with 
Inductive Degeneration 
QJ can now be modelled as shown in Figure 2.13. Using this model, the input 
impedance (2m) is analysed below. 
(2.8) 
The current through the inductor LE can be given by: 
(2.9) 
The equation (2.9) is then substituted into (2.8) to give: 
(2.10) 
The square bracketed term, present in the numerator of (2.1 0), is then multiplied out 
while cancelling the v I terms. This results in: 
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(2.11) 
This result can now be recast as: 
(2.12) 
Thus, the resistive real part of ZIN, namely RIN, is given as: 
(2.13) 
Since the angular transition frequency «(Or) is given by (iJT = g m = g m , (2.13) is 
CIN CII +Cp 
often recast as [10]: 
(2.14) 
Thus, in order that RIN = son, the required value of LE is given by: 
(2.15) 
If the additional base-emitter capacitance is not required, (2.15) simply reverts to: 
(2.16) 
From (2.12), the reactive imaginary part of ZIN, namely XIN, is given as: 
(2.17) 
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From (2.17), it appears that X/N is determined via a series IC circuit. In reality X/N is 
often capacitive at the operating frequency /0. Therefore, it is common practice to add 
a further inductor in series with the base of QJ in order to provide series resonance 
(i.e. XJN = OQ) at/o. This is shown in Figure 2.14. 
La 
(b) 
Figure 2.14 - (a) Inductive Degeneration with Additional Base Inductance 
(b) X/N Equivalent Circuit 
The resonant angular frequency of a series IC circuit is given by the well-known 
equation: 
1 
Il)o =--
.fiE (2.18) 
In this case, (2.18) is equivalent to : 
(2.19) 
Therefore, the required value of LB needed to ensure X/N = on is given by: 
(2.20) 
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The theoretical values of LE and LB needed to ensure R/N = son and X/N = on are 
calculated, using (2.15) and (2.20), for the conditions N = 1 and CBE = 0.43pF, N = 2 
and CBE = 0.39pF and N = 3 and CBE = 0.21pF. These theoretical values are presented 
in Table 2.3. 
N CBE(PF) C/N(PF) /T(GHz) LE(nH) LB(nH) 
1 0.43 0.673 13.717 0.95 4.06 
2 0.39 1.346 13.717 0.75 2.44 
3 0.21 2.019 13.717 0.64 1.84 
4 0 2.692 13.717 0.58 1.47 
Table 2.3 - Theoretical Values of LE and LB Needed to Ensure 
R/N = son and X/N = on 
Using the circuit schematic shown in Figure 2.15, the actual values of LE and LB 
needed to ensure R/N = son and X/N = on, for each previously mentioned condition, 
were obtained via iterative simulations. These actual values are presented in Table 
2.4 along with the corresponding measured values of Z/N, ZOFT, NFM/N and NF. 
CBE LE LB NF NFM/N 
N Z/N(Q) ZOFT(Q) 
(PF) (nH) (nH) (dB) (dB) 
1 0.43 0.92 4.8 50. 185+jO.027 50.082+j22.316 1.704 1.592 
2 0.39 0.76 3.07 49.972-jO.058 SO.409+j9.408 1.604 1.584 
3 0.21 0.67 2.45 50.067+jO.045 50.768-j1.449 1.578 1.577 
4 0 0.62 2.09 49.993-jO.061 47.319-j9.569 1.595 1.571 
Table 2.4 - Actual Values of LE and LB Needed to Ensure R/N = son and 
X/N = on with Corresponding Values of Z/N, ZOFT, NFM/N and NF 
If Tables 2.3 and 2.4 are compared, it is seen that the theoretical values of LE cohere 
reasonably closely (i.e. within 0.04nH) with the actll:al required values found via 
simulation. However, the theoretical values of LB are consistently greater those 
obtained via simulation. Thus, the expression (2.20) used to calculate LB seems to 
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Figure 2.15 - Schematic of Test Circuit Used to Determine LB and LE 
underestimate the actual required value. This is due to the simple model used in 
Figure 2.13, which neglects the effects of additional parameters such as the base 
resistance. Inclusion of these additional parameters would yield closer coherence 
with the observed values of LB. However, this results in increased analysis 
complexity and a cumbersome design equation. Nevertheless, (2.20) serves as a good 
' rule ofthumb' in order to provide a starting value that can be easily optimised via 
circuit simulation. 
From Table 2.4, it is interesting to note that although the real part of ZIN is 
approximately equal to the real part of Z OPT (i.e. 50Q), the same cannot be said for the 
corresponding imaginary parts. It is stated in the technical literature [10] that LB is 
used to simultaneously transform both the input reactance XIN and the optimum noise 
reactance X op']" to QQ. Clearly, this is misleading. A non-zero X OPT value results in a 
NF that is greater than NFMIN. 
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In this case, the differences in the actual NF and NF MIN are considered negligible as 
they range between O.OOldB and 0.112dB. However, it is possible to utilise a value of 
Ls that will precisely yield the condition NF = NF MIN, but, at the expense of 
degradation of the input impedance match. It is left up to the designer to make the 
appropriate choice. 
2.2.4 Linearity and Power Consumption 
Considerations 
As stated previously, the LNA should meet the performance specification 
described in Section 1.4 whilst minimising its total power consumption. The total 
power consumption of the LNA, not including any bias circuit, is given by: 
(2.21) 
Vee and leoPT are predetermined, therefore, in order to reduce ProT it is necessary to 
reduce N to a minimum allowable value. N is thus determined via the large signal 
performance of the LNA. This is because linearity increases as the total collector 
current increases. Since I CTOT = N 1 COPT (2.7), it follows that the linearity also 
increases as N is increased. Thus, a minimum value of N exists that will allow ICP-1dB 
to exceed -lSdBm, as defined in Section 1.4, whilst providing minimum power 
consumption. 
In order to determine ICP-IdB, the cascode LNA circuit of Figure 2.16 was simulated 
using each of the corresponding N, CSE, Ls and LEvalues, determined previously in 
Section 2.2.3, with a common load impedance. Each time Vee = Sv. However,ICP_ 
IdB cannot be directly compared for each configuration since the small signal power 
gain (Ap) will vary with transconductance. Therefore, it is necessary to first 
determine each OCP-1dB value. Now, ICP-IdB is defined as: 
ICP_1dB "",OCP_1dB -Ap (2.22) 
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Figure 2.16 - Schematic of Test Circuit Used for Determination of ICP-1dB 
Therefore, a maximum value of Ap (ApA-1AX) can now be determined that will result in 
the condition ICP_JdB = -15dBm. These results are tabulated in Table 2.5. 
N CSE(PF) Ls(nH) L£ (nH) OCP-1dB (dBm) ApMAX(dB) Pror(mW) 
1 0.43 4.8 0.92 4.629 19.629 7.5 
2 0.39 3.07 0.76 9.654 24.654 15 
3 0.21 2.45 0.67 11.791 26.791 22.5 
4 0 2.09 0.62 12.860 27.860 30 
Table 2.5 - IdE Output Compression Point, Maximum Allowable Power Gain and 
Total Power Consumption when N = I, N= 2, N= 3 andN= 4 
From Table 2.5, it is clear that OCP-1dB does indeed increase with N as expected. In 
order to meet the specification in Section 1.4, the LNA must provide a power gain of 
between 15dB and 20dB whilst maintaining an input referred IdB compression point 
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in excess of -15dBm. The results indicate that the condition ICP-ldB -15dBm will be 
maintained if Ap < 19. 63 dB when N = 1. Thus, whilst Ap is restricted within the 
boundaries of 15dB < Ap > 19. 63 dB, the specification will be met in terms of power 
gain and input referred IdB compression point when N = 1. Additionally, this 
conveniently results in the lowest possible power consumption. Hence, the optimum 
value of N is chosen to be one. 
2.2.5 Output Impedance Matching and Power Gain 
The total power gain (APTOT) that can be obtained from a unilateral 
amplifier is sometimes given by: 
APTOT (dB) = As (dB) +Ao (dB) +AL (dB) (2.23) 
where As and AL are the gains associated with the input and output matching networks 
and Ao is the insertion gain of the amplifier. The network gains can be greater than 
unity. This may seem odd at first since they do not contain any active devices. 
However, significant power losses will result if the input and output impedances are 
not matched to their respective source or load. Therefore, the use of matching 
networks will result in additional gain. As, AL and Ao are themselves given by: 
(2.24) 
(2.25) 
(2.26) 
The circuit of Figure 2.17 is simulated in order to obtain the S-parameters (i.e. S22 and 
S21) and, hence, the gain values attributed to each part of the amplifier. In this case, 
the input impedance has already been matched to SOD using inductive degeneration. 
2 -22 
l BlAS 
VBlAS 
Q3 Q2 + 
I 
50QRF 
Output Port -
-
Q4 QJ 
+ 
50DRF LB 
Input Port eBB 
• I + LE 
Figure 2.17 - Schematic of Test Circuit to Determine the LNA S-parameters 
Therefore, S )) :::: 0 and little additional gain is available by improving the input 
matching network (i.e. As:::: OdE). The resistor R} is used to control APTOT by reducing 
the quality factor of L}. As R} is decreased, the magnitudes of S22 and, albeit to a 
much smaller extent, S2J also decrease. This in turn decreases APToT by reducing the 
gain available from AL and Ao. The S-parameter and gain values obtained via 
simulation at 2140MHz, whilst L1 = 4.8nH and Rl = 1KQ, are presented in Table 2.6. 
IS221 IS21 1 Ao(dB) AL(dB) APTOT (dB) 
0.938 2.565 8.181 9.194 17.375 
Table 2.6 - S-parameter and Maximum Available Gain 
Values when L 1 = 4. 8nH and Rl = lKQ 
The results indicate that, without output matching, the cascode LNA of Figure 2.17 
provides a power gain of 8.181dB. If the output impedance is matched to 50.0 then 
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the power gain wil\ increase by 9. 194dB, thus, providing a total gain of 17.37SdB. 
Hence, the condition 15dB <Ap > 19.63dB, previously defined in Section 2.2.4, is 
satisfied if the output impedance is matched to 50.0 (i.e. Ap = APTOT). 
An appropriate output matching network can be developed using a method shown in 
[IS]. The amplifier output reflection coefficient S22, indicated via Point 1, and the 
complex conjugate of the required load impedance (i.e. 50 - jO.o), indicated via Point 
3, are plotted on a ZY Smith chart [16] as shown in Figure 2.18. 
Figure 2.18 - Output Matching Network Development using a ZY Smith Chart 
(point 1 = S22, Point 2 = Point oflntersection Between Constant Resistance and 
. Constant Conductance Circles, Point 3 = ZL ) 
Point 2 marks the point of intersection between the constant resistance circle, which 
passes through Point 1, and the constant conductance circle, which passes through 
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Point 3. The impedance (2x) and admittance (Yx) values of each point are shown in 
Table 2.7. 
2j (.0) 22 (.0) 23 (.0) Yj (S) Y2 (S) Y3 (S) 
4.5 + j66.8 4.5 + j 14.3 50 - jO 0.001 - jO.OI49 0.02 - jO.0636 0.2 + jO 
Table 2.7 - Impedance and Admittance Values of Points 1, 2 and 3 on Figure 2.17 
The output impedance of the LNA is transformed from Zj to 22 by the addition of a 
series capacitor. The value of which is given by: 
1 1 C = . = = 1.42pF 
lU(xl -X2 ) 27T x 2.14E9 x (66.8 - 14.3) 
(2.27) 
where X j and X2 are the reactive imaginary components of 21 and Z2, respectively. 
The output impedance of the LNA is then transformed from Z2 to Z3 (i.e. 50.0) by the 
addition of a parallel or shunt capacitor. The value of which is given by: 
0 .0636 - 0 = 4.73pF 
21l" x 2.14E9 
(2.28) 
where B2 and B; are the susceptive imaginary components of Y2 and Y3, respectively. 
The resulting output matching network is shown in Figure 2.19. 
, ................................................. ... 
Output Matching 1: 
Network 
upli6er ---=--l+II-------..----;.l-, 
Output 
ZL= 50 +jOn 
Figure 2.19 - Output Matching Network 
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2.2.6 Initial LNA Performance 
The initial results for the complete LNA circuit, shown in Figure 2.20, are 
presented overleaf in Table 2.8. Plots illustrating noise performance, power gain, 
Vee 
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Figure 2.20 - Initial Design of a Complete LNA 
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Figure 2.21 - Plot ofLNA Noise Performance with Frequency 
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reverse isolation and the stability factor with frequency are presented in Figures 2.21, 
2.22, 2.23 and 2.24, respectively. 
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Figure 2.22 - Plot of Power Gain with Frequency 
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Figure 2.23 - Plot of Reverse Isolation with Frequency 
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Figure 2.24 - Plot of Stability Factor fI with Frequency 
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LNA Targeted Values Simulated Results (27°C) 
Parameters (211OMHz - 2170MHz) 2110MHz 2140MHz 2170MHz 
Z/N SO+ JOO SO.082-j 1.89S0 SO.OOS+jO.0260 49.94S+j1.920n 
Zour SO + jOn 37.006+j12.2170 SO.S67-jO.SS9n S1.l61-j22.l1SO 
Ap (IS2/1") lSdB > Ap< 20dB 17.272dB 17.340dB 17.021dB 
ICP.1tIB >-15dBm -12.30dBm -12.82dBm -12.80dBm 
IIP3 >-5dBm -2. 12dBm -1.80dBm -l.07dBm 
NF <2dB 1.764dB 1.759dB 1. 756dB 
IRL > 12dB 34.446dB 71.623dB 34.325dB 
ORL > 12dB 13.8S0dB 42.032dB 13.396dB 
RevenJe Isolation 
-(Sn) 
>60dB 73.063dB 72.725dB 72.778dB 
Table 2.8 - Initial Performance Results of Complete LNA Shown in Figure 2.19 
From Figures 2.22 and 2.24, it is clear that the LNA is unconditionally stable at all 
frequencies at which the LNA provides gain (i.e. Ap> 1). Therefore, the LNA is free 
of any undesired oscillations. A peak power gain of 17.361 dB is achieved at 
2133MHz. This is very close to the desired centre frequency of2140MHz. Figure 
2.21 indicates that the noise figure NF is close to the minimum obtainable noise figure 
NFMIN, however, as expected, a small difference exists between these two values. 
This is because XIN f:XoPT as illustrated previously in Table 2.4. From Table 2.8, it is 
clear that the LNA exceeds the targeted parameter values. However, the original 
.LNA specification from Chapter 1 expressed the need for an additional Low Gain 
(LG) mode. This initial design, therefore, needs to be modified in order to provide a 
LGmode. 
2.2.7 Low Gain Mode Provision 
A LG mode, or attenuation of the HG mode, can be provided in a variety 
of ways. One simple solution would be to reduce the LNA collector current and, 
hence, the transconductance gm. This, in turn, causes the voltage and power gain to 
also decrease (e.g. A" (dB) = Ap (dB) when the source and load reflection coefficients 
2 - 28 
are reduced to zero as a result of impedance matching) since the voltage gain of an 
amplifier is dependent on gm. However, reducing the collector current will also alter 
the amplifier input capacitance and, hence, the input impedance. In addition, the 
transition frequency IT will also change. Therefore, it becomes highly problematic to 
develop a matching network that can provide impedance matching in both LG and HG 
modes. For this reason, alternative methods are required. 
The three most common LG mode implementations seen in the technical literature are 
based on techniques known as resistor chain attenuation (17], amplifier bypassing 
[18] and current steering [17]. These techniques are shown in Figure 2.25. 
Figure 2.25 - Common Methods ofLG Mode Provision (DC biasing not shown) 
(a) Resistor Chain Attenuation (b) Amplifier Bypassing (c) Current Steering 
In Figure 2.25(a) QJ provides low noise matching in both HG and LG modes. In HG 
mode VHG is set high (2.5V) and Vw is set low (IV), thus, Q2 is turned on whilst Q3 
remains off and the amplified signal appears directly at the output. In LG mode VHG 
is set low (1 V) and Vw is set high (2.5V), thus, Q2 is turned offwhilst Q3 is turned on. 
In this case the amplified signal appears at the collector of Q3. It is then attenuated by 
the potential divider formed by RJ and R2, by a factor of R2 , before appearing at the 
Rl 
amplifier output. However, the resistor chain technique suffers from several 
drawbacks. For example, RJ must be large (i.e. the condition RJ » waLJ must be 
satisfied) in order to preserve high power gain in HG mode. In addition, the output 
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swing of Q3 is limited by R2Ic3. Thus, circuit linearity is reduced in LG mode and a 
tradeoff exists between Ap, in HG mode, and ICP-1dB in LG mode. 
In Figure 2.25(b) QI provides low noise matching in HG mode. The switch is left 
open and the signal is amplified as per the previous circuit. However, in LG mode, 
the switch is closed. The signal then flows directly through the switch, thus, 
completely bypassing the LNA. This enables the LNA to be powered down in LG 
mode, thus, dramatically reducing power consumption. However, Ap cannot be 
greater than unity or OdB in LG mode. Furthermore, it can be highly problematic to 
provide simultaneous input and output matching in LG and HG modes. 
In Figure 2.25(c) Ql again provides low noise matching in both HG and LG modes. 
In HG mode VHG is set high (2.5V) and VLG is set low (1 V), thus, Q2 is turned on 
whilst Q3A, Q3B and Q3C remains off and the amplified signal appears directly at the 
output. In LG mode VHG remains high (2.5V) whilst V LG is also set high (2.5V), thus, 
Q2, Q3A, Q3B and Q3C are all turned on. In this case a proportion of the signal at the 
collector OfQl is dumped on to the power supply. This results in attenuation. The 
amplified signal present at the collector of Q2 is attenuated by a factor of AE2 + AE3 
AE2 
where AE2 and AE3 are the emitter areas of Q2 and Q3, respectively. In this case, 
AE2 +AEl = 3+1 =4 since Q3 consists of three unity devices in parallel. Current 
AE2 1 
steering has negligible effect on the input and output impedances of the LNA, thus, 
simultaneous impedance matching can be achieved in both HG and LG modes. In 
addition, linearity is enhanced in LG mode whilst preserving a reasonable NF. For 
this reason, current steering is chosen as the most suitable approach. Referring to the 
original LNA specification of Section 1.4, the power gain in LG mode should be t2dB 
less than that of the HG mode. This gain attenuation ApATT (dB) is given by: 
(2.29) 
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Thus, A pATT = 12dB when A E2 = 1 and AE3 = 3. In other words, if Q2 and Q3 consist of 
one and three unity devices, respectively, the power gain in LG mode will be 12dB 
less than that in HG mode. The final LNA design is illustrated in Figure 2.26. 
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Figure 2.26 - Final Design of Complete LNA with Additional Low Gain Mode 
2.2.8 Final LNA Performance 
The key performance parameter values for the complete LNA circuit, 
shown in Figure 2.26, are presented overleaf in Table 2.9. 
Plots illustrating power gain, noise performance, reverse isolation and the stability 
factor with frequency, in both HG and LG modes, are presented in Figures 2.27 to 
2.34. 
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Figure 2.27 - Plot of Power Gain versus Frequency (HG Mode) 
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Figure 2.28 - Plot of Power Gain versus Frequency (LG Mode) 
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Figure 2.29 - Plot of Noise Performance versus Frequency (HG Mode) 
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Figure 2.31 - Plot of Reverse Isolation versus Frequency (HG Mode) 
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Figure 2.32 - Plot of Reverse Isolation versus Frequency (LG Mode) 
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Figure 2.34 - Plot of Stability Factor f.l versus Frequency (LG Mode) 
From Figures 2.27, 2.28, 2.33 and 2.34, it is clear that the LNA is unconditionally 
stable, in both HG and LG modes, at all frequencies at which the LNA provides gain 
(i.e. Ap > 1). Therefore, the LNA is free of any undesired oscillations. A peak power 
gain of 17.397dB is achieved at 213lMHz in HG mode and 4.945dB at 2129MHz in 
LG mode. Therefore, an attenuation of 12.452dB is achieved. This shows reasonable 
agreement with the theoretical figure of 12.04dB. Figures 2.28 and 2.29 indicate that 
the noise figure NF is close to the minimum obtainable noise figure NFMIN, in both 
HG and LG mode. However, as expected, a small difference exists between these two 
values. This is again because XlN =j::XoPT as illustrated previously in Table 2.4. NF is 
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higher in LG mode. This can be explained because a large proportion of the signal is 
dumped on to the power supply, thus, reducing the overall signal to noise ratio. 
From Table 2.9 it is clear that the complete LNA meets the target specification, across 
the 211 OMHz to 2170MHz frequency range, at 27°C. However, a further key aspect 
of the LNA is that it should also provide constant power gain across the entire -40°C 
to 8S0C temperature range. Therefore, the circuit of Figure 2.26 is re-simulated at-
40°C and 8SoC. These corresponding gain values are shown in Table 2.10. 
LNA Targeted Values Simulated Results (27"C) 
Parameters (2110AfIl: - 217OMJI:) 2110MHz 2140MHz 2170MHz 
Z/N 50+ jOn 
50.251-j1.7S0n (HG) 50.178+jO.174n (RG) SO.122+j2.070n (RO) 
51.321-j2.015n (LG) 51.251-jO.l19n (LG) 5 1.1 93+j 1.75 In (LG) 
ZOUT 50+ jon 
37.l64+jI2.31sn (RG) 50.823-jO.602n (HG) 5 1.304+j22.346n (RG) 
37.281 +jll.650n (LG) 50.335-j1.392n (LG) 50.375-j22.509n (LG) 
AI' (IS21I.l) 
1 SdB > AI' < 20dB 17.308dB 17.37SdB 17.054dB 
(IIG) 
AI' (IS]II') 
AI' (HG) -12dB 4. 870dB 4.916dB 4.579dB 
(LG) 
[CPola >-15dBm 
-12.2SdBm (RG) -12.84dBm (HO) -12.78dBm (RG) 
-3.50dBm (LG) -3.90dBm (LG) , -4.00dBm (LG) 
>-5dBm 
OdBm(HG) OdBm(HO) l.2SdBm (HG) 
lIPJ 
-1.80dBm (LG) -l.09dBm (LG) -1.81dBm(LG) 
NF 
<2dB (llG) 1.764dB (RG) 1.759dB (HG) 1.756dB (RG) 
<5dB(LG) 2.559dB (LG) 2.576dB (LG) 2.595dB (LG) 
IRL >12dB 
35.072dB (HG) 52.090dB (RG) 33.678dB (RG) 
32.472dB (LG) 38.083dB (LG) 33.585dB (LG) 
ORL > 12dB 
13.890dB (HG) 39.899dB (RG) 13.320dB (HG) 
14.l60dB (LG) 36.913dB (LG) 13. 1 97dB (LG) 
Reverse 
72.690dB (RG) 
>60dB 
73.027dB (HG) 72.746dB (HG) 
Isolation 
8S.1S3dB (LG) 84.SSSdB (LO) 84.920dB (LO) 
(-811) 
Table 2.9 - Performance Results of the Complete LNA with Additional LG Mode 
From Table 2.10, the results show that the actual gain varies by 1.488dB, 1.5dB and 
1.514dB at 211 OMHz, 2140MHz and 2170MHz, respectively, between -40·C and 
8SoC. Therefore, a temperature compensation scheme must be employed in order to 
minimise gain variations with temperature. This is discussed in subsequent chapters. 
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Frequency Ap@-40°C Ap@27°C Ap@85°C TotalAp Variation 
Mode 
(MHz) (dB) (dB) (dB) (dB) 
2110 18.112 17.308 16.624 1.488 
HG 2140 18.190 17.375 16.690 1.500 
2170 17.880. 17.054 16.366 1.514 
2110 5.775 4.870 4.100 1.675 
LG 2140 5.828 4.916 4.146 1.682 
2170 5.500 4.579 3.808 1.692 
Table 2.10 - Gain Variation Across the -40°C to 85°C Temperature Range 
2.3 Summary 
Section 2.1 discussed possible LNA input stages in terms of noise performance. It 
was found that the common-emitter topology offered the best noise performance when 
compared against the common-base and common-collector topologies. However, 
several disadvantages associated with the common emitter configuration often prevent 
its use as an LNA in its basic form. These disadvantages stem from the presence of 
the base-collector capacitance ell' Firstly, ell causes the input capacitance to increase 
due to the Miller Effect [3], which in turn, causes a reduction in the circuit bandwidth. 
Secondly, ell allows coupling between the input and output ports. This coupling can 
create difficulties in providing simultaneous input and output impedance matching 
and often leads to instability. 
Subsection 2.1.1 reviewed a neutralisation technique that can be employed to 
overcome these disadvantages. The aim of neutralisation is to cancel or 'neutralise' 
the coupling from the output port to input port. This is achieved by creating an 
additional coupling path with equal magnitude and opposite phase. Therefore, the 
overall or 'net' coupling between the two ports becomes equal to zero. Several 
neutralisation schemes were considered. However, in order to achieve precise 
neutralisation, the value of ell must be known. Unfortunately, ell is somewhat voltage 
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dependent. Therefore, precise cancellation is difficult particularly when dealing with 
additional variability in process parameters. Hence, neutralisation has been largely 
neglected in recent times and is not considered further in this thesis. 
Subsection 2.1.2 reviewed a unilateralisation technique that can also be used to 
overcome the disadvantages associated with the common-emitter configuration. 
Unilateralisation decreases reverse signal flow and, thus, coupling between the output 
and input ports of an amplifier. This is most commonly achieved by means of a 
cascode amplifier or emitter-coupled amplifier (a combination of a common-collector 
stage with a common-base stage). In both cases, the common-base stage isolates the 
output from the input. These topologies are considered unilateral, since, signal flow 
only exists from input to output. This results in increased stability and allows for 
simplified impedance matching network design. Unilateralisation is much less prone 
to process parameter variation and is therefore generally considered to be the 
preferred technique for LNA design. The cascode configuration was selected for use 
in the final LNA design since it offers superior noise performance compared with the 
emitter-coupled configuration. 
Section 2.2 outlined a methodical approach to LNA design. Firstly, the optimum 
collector current, at which the lowest minimum noise figure can be achieved, is 
determined in Subsection 2.2.1. Secondly in Subsection 2.2.2, the resistive real 
component of the optimum noise impedance (i.e. the input impedance at which the 
minimum noise figure is obtained) is manipulated, by combination of transistor sizing 
and the introduction of additional base-emitter capacitance, to equal the actual source 
impedance (500). This allows simultaneous impedance and noise matching, thus, 
enabling maximum input power transfer whilst also maximising noise performance. 
The current 'state of the art' input impedance matching technique, known as inductive 
degeneration, is discussed in Subsection 2.2.3. Optimal selection of transistor size is 
determined in Subsection 2.2.4 so that sufficient linearity performance is maintained 
at the lowest possible power consumption. In Subsection 2.2.5, the maximum 
achievable power gain is manipulated by appropriate resistor selection. The actual 
power gain is then made equal to the maximum achievable value. This is achieved by 
matching the output impedance to the load impedance (50+jOO). A series-shunt 
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capacitor network provides output matching. The initial LNA design, formed using 
the predetermined values calculated in Subsections 2.2.1 to 2.2.5, is then simulated in 
Subsection 2.2.6. The results indicate that this initial design satisfies many of the 
specified target parameters defined in Chapter 1. However, at this stage a low gain 
mode is not provided. The provision of a low gain mode is addressed in Subsection 
2.2.7. Current steering is chosen as the adopted technique and appropriate cascode 
transistor sizing allows a gain reduction of approximately 12dB in low gain mode. 
The final LNA design is simulated in Subsection 2.2.8. This is found to fully satisfY 
the specification defined in Chapter 1 at 27°C. However, the LNA should also 
provide constant gain across the entire -40°C to 85°C temperature range. 
Furthermore, the actual gain varies by 1.488dB, 1.5dB and 1.514dB at 211OMHz, 
2140MHz and 2170MHz, respectively, between -40°C and 85°C. Therefore, a 
temperature compensation scheme must be employed in order to minimise gain 
variations with temperature. This is addressed in subsequent chapters. 
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CHAPTER 3 
Constant Gain Bias Circuit Techniques 
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Chapter 3 concerns the investigation and analysis of traditional circuit techniques that 
can be used to bias the LNA of Chapter 1 in such a way that constant gain is achieved 
over a wide temperature range. A comparison of numerous circuit variations is 
conducted; particularly with regards to the temperature coefficient and sensitivity of 
the output current to power supply variations. 
As previously mentioned in Chapter 1, a key aspect of any commercial LNA is that it 
should operate within specification over a wide temperature range. Common 
temperature range standards are detailed in [1] and are reproduced in Table 3.1 below. 
Class Lower Limit °C Upper Limit °C 
Military -55 +125 
Extended -40 +125 
Industrial -40 +85 
Commercial 0 +70 
Table 3.1 - Temperature Range Standards 
The LNA designs discussed within this thesis are intended for use in a portable 
cellular handset and could, theoretically, be used in any climatic condition across the 
globe. Therefore, it seems plausible that such designs should be able to operate across 
the entire Industrial Temperature Range (ITR) as this offers the best fit for any known 
climate. Hence, the gain of the LNA should remain as constant as possible between-
40°C and +85°C. 
3.1 Constant Voltage Gain 
The small-signal voltage gain (Av) of a bipolar transistor, connected in common-
emitter configuration, can be expressed as: 
Av = g",zL (3.1) 
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where gm and ZL are the transconductance and load impedance of the transistor 
respectively. The transconductance is given by the well-known equation, 
Ic qIc 
g",=-=-VT kT (3.2) 
where Ie is the collector current, VT is the thermal voltage, q is the charge on an 
electron (1.602 x to-19 C), k is Boltzmann's constant (1.3807 x to-23 JK-l) and Tis 
temperature in degrees Kelvin ("K). Equations (3.1) and (3.2) show clearly that the 
transconductance and voltage gain are both dependent on temperature. In order to 
demonstrate how to eliminate this inherent temperature dependence we must first 
derive the transconductance temperature coefficient (TCgm). By partial differentiation 
of(3.2) with respect to temperature: 
This can be simplified to: 
cg", = Ie (..!.. aIc __ 1 aVT) 
or VT Ie or VT or 
Substituting (3.2) into (3.4) gives: 
TCgm =..!.. cg", =..!.. ale __ 1 aVT 
gm or Ie or VT or 
(3.3) 
(3.4) 
(3.5) 
In order to eliminate any gain variations with temperature we must ensure that 
TCgm = O. Thus, the following condition must be met: 
1 ale 1 aVT (3.6) --=---Ie or VT or 
3-3 
This can also be expressed as: 
TCIc=TCvr (3.7) 
where TC[c and TCvr represent the temperature coefficients of Ic and VT respectively. 
A numerical value for TC vr can easily be derived. This is shown overleaf. 
1 oVr 1 Vr 1 TCvr=---=--=-
Vr or Vr T T 
Assuming operation at room temperature (2TC or 300.1SDK): 
1 TCI'r = --= 3332ppmloC 
300.15 
(3.8) 
(3.9) 
From (3.8) we see that the temperature coefficient of VT is inversely Proportional To 
Absolute Temperature (PTAT) and also, from (3.9), that it has a value of3332 
ppm/DC. Referring back to (3.7), it is apparent that in order to ensure minimum 
voltage gain variation with temperature, the collector current temperature coefficient 
for a bipolar transistor should equal that of the thermal voltage (Le. TC[c = TCvr = 
3332 ppm/DC). Thus, it follows that the collector current must also be PTAT. 
3.2 Basic PTA T Current Reference Circuits 
In order to develop a PTAT current it is necessary, first, to understand the 
workings of a simple Widlar Current Source [2,3]. This circuit or a derivative is 
found at the heart of all PT AT reference circuit designs. 
3.2.1 The Basic Widlar Current Source 
Figure 3.1 shows the simplest form of a Widlar Current Source. An 
expression for the output current can easily be derived by inspection. 
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Applying Kirchhoff's Voltage Law (KVL) to the base-emitter loop it follows that: 
112+ 1 
V8EI-VBE2--- l outRl = 0 
/12 
(3.10) 
where VSEl and VSE2 are the base-emitter voltages of Ql and Q2, respectively, and P2 
is the DC current gain of Q2. According to 
[4], the collector current of a bipolar 
transistor that is operated in forward active 
mode under low-level injection conditions 
but at terminal currents well in excess of 
leakage levels, can be expressed as: 
(3 .11) 
Is is the base characteristic saturation 
current, VeE is the collector-emitter 
voltage and VAQ represents the Early 
lin lout 
lcl 
Figure 3 . 1 - A Basic Widlar 
Current Source 
voltage, the subscript for Q (N or P) indicating the device type (NPN or PNP) . Thus it 
follows that: 
and : 
l eI VrVCEl 
VBEI=Vr lo----
l SI l-:"N 
• I QIII VrVcE2 
V8H2 = VT 1n----
In VAN 
Therefore b sub tituting (3 .12) and (3 .13) into (3 .10) we obtain: 
10--1n-= -- 0 11 l + y T -l eI l out [ /12+ 1/ tR '" VCln-VCE2 ] 1 
l SI IS2 /12 VAN Vr 
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(3 .12) 
(3.13) 
(3 .14) 
By KirchhofPs Current Law (KCL), 
ICI IOfII 
I,,,=IcI+-+-
/31 /32 
The expression above is easily rewritten in terms of the collector current: 
/31 ( 1(111) leI = /31 + 1 I,,, - -p:; 
(3.15) 
(3.16) 
ICI can now be substituted back into (3.14). With further algebraic manipulation (see 
Appendix A), it is easily demonstrated that the output current of the Basic Widlar 
Current Source is given by: 
{( 
/31 Xl IUIII) I Vr I p;+i '''-p:; IS2 + VCE2-VCEI 
/31 + 1 RI 10111 1st VAN (3.17) 
If PI and pz are both »1 then (3.17) simplifies to: 
r Vr [l{ I,,, ISl) VCE1-VCEt] 10111=- ---- +---
RI 10111 lSI VAN 
(3.18) 
If VA» AVCE then this result can be further simplified to give the well known 
equation [5]: 
(3.19) 
From (3.19) it is clear that if the ratio of input current to output current is held 
constant then the resulting output current will be proportional to VI. Or in other 
words, the output current will be PTAT. But how do we ensure that the ratio is indeed 
held constant? This is discussed later in Section 3.2.4. 
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By comparing (3.17) with (3 .19), it can be seen that the actual expression for the 
output current differs somewhat from the simplified ideal expression. Thus, the Basic 
Widlar Current Source suffers from output current errors that are due to finite values 
of fJ and VA along with mismatches in VCE1 and VCE2 . However, this limitation can be 
minimised with design techniques discussed in subsequent sections. 
3.2.2 The Buffered Widlar Current Source 
One common method for reducing the errors attributed to finite values of fJ is 
to replace the basic circuit with a Buffered Widlar Current Source. This is shown in 
Figure 3.2 . Following a similar approach to that of the previous section, an 
expression for the output current is derived. The analysis ofthis circuit begins in an 
identical fashion to that of the Basic Widlar Current Source. The analysis from 
equation (3 .10) to (3 .14) is equally applicable to the Buffered Widlar Current Source 
except that in this case: 
Iel = Im - 183 (3.20) 
IS3 is the base current of Q3, which in turn 
is given by: 
(/31 + 1)IE2 + (/32 + 1)/81 
(/31 + 1)(/32 + 1)(/33 + 1) 
(3.21) 
Ie1 and IE2 are the emitter currents of Q1 
and Q2 respectively. These, in turn, are 
given by: 
/31 + 1 Ih"l=--fci 
/31 
/32+ 1 
IE2=-- / Qul 
/32 
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Iin Vee 
Ib3 
Iel 
Q, 
IEl 
Figure 3.2 - A Buffered Widlar 
Current Source 
(3 .22) 
(3 .23) 
By combining (3.20), (3.21), (3.22) and (3.23) it is easily demonstrated that (See full 
derivation in Appendix A): 
(3.24) 
This result can now be substituted back into (3.14). With a little algebraic 
manipulation, an expression for the output current of the Buffered Widlar Current 
Source can be arrived at. Thus: 
P2 VT IUllt=--- I 
P2+1 Rl 
If (3.25) is compared with (3.17) then it can be seen that the output current errors due 
to finite values of p, in the square bracketed term, have been reduced by a factor of 
(fJ + I). Unfortunately the error due to mismatches in VCE1 and VCE2, in conjunction 
with a finite VA value, remains unchanged. 
As with the Basic Widlar Current Source, if Pl, P2 and h are all »1 then (3.25) will 
reduce to (3.1S). Similarly, if VA» L1VCE then this will, in turn. simplify to give 
(3.19). 
3.2.3 The Wilson-based Current Source 
An improved PT AT current source based on the use of a Wilson Current 
Mirror [6,7] is shown in Figure 3.3. The analysis of this circuit begins in a similar 
fashion to that of the Basic Widlar and Buffered Widlar Current Sources (Full 
derivation is given in Appendix A). The approach leading to equations (3.10) and 
(3.13) is equally applicable to the Wilson-based Current Source, except that in this 
case: 
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(3.26) 
The diode-connected transistor Q4 acts as a level shift element which forces VBE4 and 
VBE3 to be equal if 1m = lout. Thus it holds that V CE1::::;VCE2. Assuming this is so, (3 .26) 
can be rewritten as: 
lei fC2 /12+1 
Vr In--Vr In ----IC2RI = 0 
lSI fS2 /32 
In this case it can be shown that: 
lout 
fCl=Im--
/33 
and: 
(3 .27) 
(3.28) 
(3 .29) 
By substituting (3 .28) and (3.29) back into 
(3 .27), a little algebraic manipulation gives 
an expression for the output current: 
fJ3 Vr 
10111=---
/33+1 Rl 
For the case fJJ=h=fJr fJN, (3 .30) becomes: 
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lin 
lC4 
Q4 
Q1 
lout 
Q3 
Figure 3.3 - A Wilson Current 
Source 
flN VT 
IOIJt=---1 
jJN+l Rl 
(3.31) 
Again, if (3.31) is compared to (3.17) then it can be seen that the output current errors 
due to finite values of p, in the square bracketed term, have been significantly 
reduced. In addition, errors due to mismatches in VCEI and VCE2 in conjunction with 
finite VA values have been completely removed. Nevertheless, it is noted that this 
configuration gives rise to another error in the output current that is given by the term: 
1 (l lout) 
(flN + 1) '" - flN (3.32) 
However, this term can be considered negligible if the following conditions, namely 
lin« PN and lout« PN, are met. Therefore, the Wilson Current Source offers a more 
accurate output current. As with the Basic and Buffered Widlar Current Sources, if 
PI, P2 andftJ are all »1 then (3.31) will reduce directly to (3.19). Therefore, the 
Wilson Current Source offers an accurate output current which is much closer to the 
ideal than those offered by the previous mentioned current sources. 
3.2.4 Bootstrap Biasing 
In Section 3.2.1 it was stated that 'from (3.19) it is clear that if the ratio of input 
current to output current is held constant then the resulting output current will be 
proportional to Vx. Or, in other words, the output current will be PT AT. ' 
A technique that is often used, to ensure that the ratio is indeed held constant, was 
first proposed by Van Kessel and Van der Plaasche [8]. This method has been called 
bootstrap-biasing [9] or self-biasing. It commonly involves the use of an additional 
current mirror, of complementary polarity, and is illustrated in Figure 3.4. By 
connecting a current mirror as shown, the input current of the Widlar current source 
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(subsequent analysis is equally applicable to 
the Wilson Current Source) becomes 
dependent on its output current. 
If the gain of the current mirror is set 
precisely to unity then lourlm. The output 
current is then given by: 
Vr 1S2 
IOUI=-ln-
RI lSI 
(3 .33) 
The ratio IS21l s1 is equal to the emitter area 
ratio Q2IQJ. Hence, in Figure 3.4, IS2/Is) = 2 
since Q2 comprises two transistors in 
parallel and, thus, has an emitter area twice 
Current Mirror 
Out In 
lin Iout 
Ql Q2 
Figure 3.4 - Bootstrap Bias 
Technique 
as large as Q). Partial differentiation of(3.33) with respect to temperature gives the 
temperature coefficient of l out (TC/out): 
TCloul = _1_ afout = aVr _ aRI 
Ioul or Vr or RI or (3.34) 
From (3 .34) it is apparent that TCrout is dependent on the temperature coefficients of 
both VT and the resistor RI . If temperature coefficient of the resistor is zero then the 
resulting temperature coefficient of l out will meet the condition stated in (3 .6). Thus 
l out will be truly PTAT. In practice, resistors with zero temperature coefficients do not 
exist. However, external surface-mount resistors with temperature coefficients as low 
as 5ppm/°C [10] are readily available. Since this value is very close to ideal it is 
assumed for the remainder of this thesis that the temperature coefficient of RJ is zero. 
3.2.4.1 Theoretical Sensitivity to Power Supply Voltage 
Variations and Observed Simulation Results 
PT AT current reference circuits must provide a current that is accurate 
and predictable across a wide range of power supply voltages. However, a practical 
3 - 11 
shortcoming of the method shown in Figure 3.4 is often a non-negligible sensitivity of 
l out to variation in the power supply voltage (Vee). This sensitivity is mainly due to 
variations in the current transfer ratio, A = fyi/x, of the current mirror. 
It is now useful to determine the sensitivity 
of the Wilson current source shown in 
Figure 3.5. For simplicity (3 .19) can be 
rewritten as: 
Vr (3 .35) Jout = - lO Am 
Rl 
From this result, it is clear that as Vee 
changes then so does 10 14 , because of a 
corresponding change in A. Using (3.35), a 
further equation can be derived to give the 
sensitivity (S), to changes in Vee, ofaPTAT 
current generator circuit comprising of a 
Wilson current source and a generic current 
mirror. Again in [4], this is given as: 
s = _ 1_ O/out = 0(10 lout) 
af oul aVec aVec 
Current Mirror 
Out 
IY IX 
Q4 Q3 
Ql Q2 
Figure 3.5 - PTAT Current 
Generator using a Wilson 
Current Source with a 1:m 
Emitter Area Ratio 
In 
(3 .36) 
which can be rewritten (Full derivation is given in Appendix A) as : 
1 ( J OA.) --- ---
In Am A. aVec (3 .37) 
This result can now be applied to the analysis of different current mirror topologies 
that have A ::::: 1. This is necessary in order to determine how sensitive each current 
mirror topology is to changes in Vee when used in place of the generic current mirror. 
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The performances of various current mirrors are compared in the subsequent sections 
of this chapter. 
3.2.4.1.a Wilson Current Source with Simple Current 
Mirror (WCS+WCM) 
According to [11], the current 
transfer ratio, ).=lyllx, of a simple current 
mirror with equal emitter area ratios can be 
defined as: 
1 + (vBC4 - VEC5 )/VAP it - _.l.-___ 
- 1+(2/fJp) (3 .38) 
This expression can be rewritten as: 
it - 1 (1+ V8C4) 
- (1+2/ fJp) VAP (3 .39) 
The 1/(1+2/Pp) term is constant and VBC4 
Vee 
Q4 
IY IX 
Wilson Current Source 
Figure 3.6 - Wilson Current 
Source with Simple Current 
Mirror 
varies directly with Vee, so, this expression is easily differentiated with respect to Vee 
to give: 
(3.40) 
Equation (3.39) and the reciprocal of (3.38) can now be combined to give an 
expression for the Simple Current Mirror's sensitivity to power supply variations. 
Thus: 
1 ail. ( 1 )( 1 + 2/ fJP ) 1 
il. avcc::; (1 +2/fJp) l +VBC4jVAP VAP (3.41) 
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This result simplifies to: 
(3.42) 
The bracketed term approximately equals unity for the usual case V AP» VBC4. 
Therefore, it is reasonable to take the Simple Current Mirror's sensitivity to power 
supply variations as: 
1 aA. 1 (3.43) ---=-A. aVec VAP 
By substituting (3.43) into (3.37), an expression for the sensitivity to changes in 
power supply of a Wilson Current Source with Simple Current Mirror, as shown in 
Figure 3.6, is defined as: 
S(WCS+SCM)=_l (_1 ) 
VAP lnNn (3.44) 
The result of(3.43) is very interesting because with a little intuitive thinking it seems 
that: 
1 aA. 1 aIr ---1111---
A. aVec 11 avec (3.45) 
Thus, an alternative method can be developed to simplify the analysis of more 
complicated current mirror designs in subsequent sections. This is clearly 
demonstrated in the following analysis. From theory [11], the output resistance, RoUT, 
of a Simple Current Mirror is given by: 
ROUT = VAP = avOUT 
11 all (3.46) 
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By replacing aVOUT by aVec, a reasonable procedure because any change in Vee will 
result in an equal change in VOUT, and rearranging the previous equation we obtain: 
1 aIr 1 ---=-Ir aVec VAP (3.47) 
Thus, (3.47) gives an identical result to that of (3.43). This in tum shows that (3.45) 
is correct. Using the measured device parameters (VEIFO.85V, pp=65.27, VBlFO.81V 
and Pr177), Spice model data (V g==22V and V.w=63V) and selecting m=2 and 
Vec=5V, it is possible to calculate the theoretical values for A. and S(WCS+SCM). These 
are presented in Table 3.2 below. 
Parameters 
A. 
S(WCS+SCM) 
Theoretical Values 
1.082 
58882 ppm/V 
Table 3.2 illustrates that the current transfer 
ratio is expected to differ by 8.2% from the 
ideal case. Similarly, the output current should 
vary by 58882 ppm/V. This can be rewritten as 
5.88%N. 
Table 3.2 - Theoretical Values for 
a Wilson Current Source with 
Simple Current Mirror Figure 3.7 shows the circuit diagram of the 
WCS+SCM PTAT Current Generator used for 
simulation. Initially, the reference current Ix was set to at 27·C by adjusting the 
value of RPTAT whilst Vec=5V. 
Table 3.3 shows the temperature performance of Ix, Iyand A. at various power supply 
voltage values. The theoretical value of RPTAT is given by: 
RPrAr = Vr lnAln = 25.86mV x In(l.082 x 2)= 399.26Q 
Ix 50,u4 
(3.48) 
However, the actual value of RPTAT needed, in order that Ix = at 27·C, was found 
to be 443.630. This is due to three things. Firstly, the formula used in (3.48) is a 
rearrangement of the simplified equation found in (3.35). A more accurate result 
could be obtained using a rearrangement of(3.31), however, this is much less 
straightforward. 
3 -15 
Secondly, (3.48) assumes that the forward emission coefficient, n, of the NPN 
transistors is unity. Thus n does not appear in (3.48). More accurately the theoretical 
value of R PTAT is given by: 
RrrAT = n VT In AI1I = L.094 x 25 .86mV x In(l.082 x 2) = 436.79Q 
Ix 50pA 
(3.49) 
where 11 is determined via a method given in Appendix A. 
Thirdly, the theoretical value of A. =1.082 at 27°C calculated previously is slightly less 
than the actual simulated value of A =1.111 at 2TC. Indeed, if A =1 .082 is substituted 
with A = 1.111 in (3.48) then the calculated value of RPTAT becomes 451. 75Q which is 
much closer to the measured value of 443 .63 Q than that calculated in (3.48). 
Vee 
Q6 
IY IX 
Q4 Q3 
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urrent Mirror PT AT Current Generator 
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Vee -400 e 27°e 85°e TelX 
(V) Ix(J1A) IrhlA) 1 IxhlA) IrhlA) 1 Ix (JlA) Iy(JlA) 1 (ppmfC) 
3 32.213 31.668 0.983 42.600 42.500 0.998 51.953 52.467 1.010 3716 
4 35.327 36.859 1.043 46.406 48.965 1.055 56.299 59.961 U07 3615 
5 38.254 42.170 1.l02 50.000 55.574 l.lll 60.410 67.608 1.119 3545 
6.5 42.340 50.316 1.188 55.038 65.702 1.194 66.200 79.325 1.198 3468 
10 50.713 69.858 1.378 65.441 89.994 1.375 78.228 107.423 1.373 3364 
Table 3.3 - Temperature Perfonnance of lx, /y and A at Various Power Supply 
Voltage Values 
From the results in Table 3.3 it is clear that lx, Iyand consequently A are all highly 
sensitive to change in power supply. Thus, the design value of Ix = 50pA at 27°C is 
only valid when Vcc=5V. However, as expected Ix exhibits behaviour close to PTAT 
between -40°C and 85°C. The temperature coefficient of Ix (TC/X) varies between 
3364ppmrC and 3716ppmrC across the 3V to 10V power supply range. This shows 
good agreement with the theoretical value (3.9) of 3332ppm/"C. 
Temperature 
"C 
-40 
27 
85 
S(WCS+SCM) 
Table 3.4 shows the sensitivity of Ix to 
variations in power supply voltage (3V to lOY). 
The measured value of 59286pprnIV at 27"C 
displays close agreement with the theoretical 
value of 58882pprnIV calculated in Table 3.2. 
In summary, the WCS+SCM topology exhibits 
Table 3.4 - Sensitivity of Ix to 
Variations in Power Supply 
Voltage (3V to lOY) 
behaviour close to PTAT. However, a practical 
shortcoming is that the output current Ix is poorly defined at power supply voltages 
other than that for which RPTAT is trimmed. 
given by: 
3.2.4.I.b Wilson Current Source with Buffered 
Current Mirror (WCS+BCM) 
. From [12], the output resistance of a Buffered Current Mirror is 
ROUT = VAP = avOUT (3.50) 
Ir aIr 
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Vee 
Again, by replacing aVOUT by aVec and 
rearranging the previous equation we obtain: 
1 air I 1 iJ.:i 
---=-<::::---
Ir aVec VAP .:i aVec 
(3 .51) 
By substituting (3. 51) into (3 .37), an expression 
for the sensitivity to changes in power supply of 
a Wilson Current Source with Buffered Current 
Mirror, as shown in Figure 3.8, is defined as: 
IY IX 
Wilson Current Source 
+ SCM ) = _1_(_1 _) 
VAP In Am 
(3 .52) 
Figure 3.8 - Wilson 
Current Source with 
Buffered Current Mirror 
where the current transfer ratio, J.. I yllx, of a Buffered Current Mirror with equal 
emitter area ratios can be defined as: 
1+ (VOC4-V8CS ) J'AP .:i = --'-----......!.--
1 + 2/ j3P(fJp + \) (3 .53) 
As before, using the measured device parameters (VEJFO.85V, pp=65 .27, VBrO.8lV 
and Pr l77), Spice model data (V q=22V and V.w=63V) and selecting m=2 and 
Vcc=5V, it is possible to calculate the theoretical values for J.. and S(WCS+BCM). These 
are presented in Table 3.5 below. 
Parameters Theoretical Values 
A 1.076 
S ( WCS+BCM) 59309 ppm/V 
TabJe 3.5 Theoretical Values for 
a Wilson Current OUfce with 
Buffered Current Mirror 
Table 3 .5 illustrates that the current transfer 
ratio is expected to differ by 7.6% from the 
ideal case. This is a slight improvement over 
the result calculated previously for the SimpJe 
Current Mirror. The output current should 
vary by 59309 ppmIV. This can be rewritten 
as 5.93 %N. 
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In this case it can be said that the Wilson Current Source with Buffered Current 
Mirror topology should be slightly more sensitive to changes in power supply than the 
Wilson Current Source with Simple Current Mirror equivalent. However, both 
topologies are expected to produce very similar results. 
Figure 3.9 shows the circuit diagram of the WCS+BCMPTAT Current Generator 
used for simulation. As before, the reference current Ix was set to at 27"C by 
adjusting the value of R PTAT whilst Vcc=5V. 
Vee 
Q6 
VA 
IY 
Q4 Q3 
Ql 
Figure 3.9 - Wilson Current Source + Buffered 
urrent Mirror PT AT Current Generator 
Table 3.6 shows the temperature performance of Ix, !y and), at various power supply 
voltage values. The theoretical value of R PTAT is given by: 
n Vr 1.094 x 2S .86mV ( ) 
RPrAT == In A.m - xln 1.076 x 2 = 433.64Q 
b SO,uA 
(3.54) 
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However, the actual value of RPTAT needed, in order that Ix = 50J,tA at 27DC, was found 
to be 437.490. Again, this can be attributed to the fact that the formula used in (3.54) 
is a rearrangement of the simplified equation found in (3.35). Using a rearrangement 
of(3.31) instead of(3.35) would lead to a more accurate result. However, this is 
much less straightforward. In addition, the theoretical value of A =1.076 at 27DC 
calculated previously is slightly less than the actual simulated value of A = 1.1 00 at 
27DC. Indeed, if A =1.076 is substituted with A =1.100 in (3.54) then the calculated 
value of RPTAT becomes 446.120 which is much closer to the measured value of 
437.490. 
Vee -40"C 27"C 85°C TCIX 
(V) IxOlA) Ir{J1A) ;. Ix(PA) [yOlA) ;. IxhlA) IrhlA) ;. (ppmf'q 
3 31.756 30.677 0.966 42.473 41.916 0.987 52.269 52.505 1.005 3864 
4 34.923 35.819 1.026 46.346 48.387 1.044 56.687 60.064 1.060 3757 
5 37.906 41.091 1.084 50.000 55.002 1.100 60.873 67.785 1.114 3675 
6.5 42.056 49.172 1.169 55.124 65.146 1.182 66.762 79.613 1.192 3586 
10 50.566 68.589 1.356 65.700 89.490 1.362 78.991 107.973 1.367 3461 
Table 3.6 - Temperature Performance of Ix, /y and;' at Various Power Supply 
Voltage Values . 
From the results in Table 3.6 it is clear that like the previous circuit, Ix, /y and 
consequently;' are all still highly sensitive to change in power supply. Thus, the 
design value of Ix = 50J,tA at 27DC is only valid when Vcc=5V. However, as expected 
Ix exhibits close to PT AT behaviour between -40DC and 85 DC. The temperature 
coefficient of Ix (TCL¥) varies between 3461ppmrC and 3864ppmrC across the 3V to 
lOY power supply range. This shows fair agreement with the theoretical value (3.9) 
of3332 ppmrc. However, it is noted that the TCIX of this topology is slightly worse 
than that of the WCS+SCM. 
Temperature 
DC 
-40 
27 
85 
S(WCS+BCM) 
63894 
60194 
57180 
Table 3.7 shows the sensitivity of Ix to 
variations in power supply voltage (3V to 
lOY). The measured value of 
60194ppmN at 27DC demonstrates close 
agreement with the theoretical value of 
59309ppmN calculated in Section 3.2.5.b. 
Table 3.7 - Sensitivity of Ix to 
Variations in Power Supply Voltage 
(3V to lOy) However, as expected the measured 
sensitivity of Ix is in fact actually slightly worse than that of the WCS+SCM. 
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In summary, the WCS+BCM topology exhibits close to PTAT behaviour although the 
temperature coefficient is not as close to ideal as that of the WCS+SCM. 
Furthermore, the WCS+BCM suffers from the same practical shortcoming as the 
WCS+SCM. Namely, the output current Ix is poorly defined at power supply voltages 
other than that for which R PTAT is trimmed. The only advantage that the WCS+BCM 
has over the WCS+SCM is a very small improvement in')... (i.e. ')... is closer to unity). 
3.2.4.l.c Wilson Current Source with Cascode 
Current Mirror (WCS+CCM) 
From [13], the output 
resistance of a Cascode Current Mirror is given 
by: 
ROUT = j3PVAP = avOUT 
2Ir aIr (3 .55) 
Again, by replacing avoUT by aVec and 
rearranging the previous equation we obtain: 
Ir avcc j3PVAP A. avcc 
(3.56) 1 al y 2 1 02 ---=--=:l---
By substituting (3 .56) into (3.37), an expression 
Vee 
I Y 
Q4 
I X 
Wilson Current Source 
Figure 3.10 - Wilson 
Current Source with 
Cascode Current Mirror 
for the sensitivity to changes in power supply of a Wilson Current Source with 
Cascode Current Mirror, as shown in Figure 3.10, is defined as: 
CCA-f ) = _ 2 _ (_1_) 
jJPVAP loAm (3 .57) 
where the current transfer ratio, A=/y/l x, of a Cascode Current Mirror with equal 
emitter area ratios can be defined as: 
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(3.58) 
As before, using the measured device parameters (VEIFO.85V, pp=65.27, VBrO.81V 
and PtF177), Spice model data (V g=22V and V AtF63V) and selecting m=2 and 
Vcc=5V, it is possible to calculate the theoretical values for A. and S(WCS+CCM). These 
are presented in Table 3.8 below. 
Parameters Theoretical Values 
;. 0.942 
S(WCS+CCM) 2199ppmIV 
Table 3.8 - Theoretical Values for a 
Wilson Current Source with 
Cascode Current Mirror 
Table 3.8 illustrates that the current transfer 
ratio is expected to differ by 5.8% from the 
ideal case. This ia a slight improvement over 
that of both the Simple Current Mirror and 
the Buffered Current Mirror calculated 
previously. The output current is expected 
to vary by only 2199 ppmIV or O.22%N. In 
this case, the Wilson Current Source with Cascode Current Mirror topology should 
provide an output current that is significantly less sensitive to changes in power 
supply than both the previous circuits with a current transfer ratio value that is 
marginally closer to the ideal. 
Figure 3.11 shows the circuit diagram of the WCS+CCM PTAT Current Generator 
used for simulation. As before, the reference current Ix was set to at 2TC by 
adjusting the value of RPTAT whilst Vcc=5V. The theoretical value of RPTAT is given 
by: 
Rn'AT = nVr In Am = 1.094 x 25.86mV x In(0.942 x 2) = 358.390 
Ix 50,uA 
(3.59) 
The actual value of RPTAT needed, in order that Ix = at 27°C, was found to be 
345.64n. This is fairly close to the theoretical value. A more accurate theoretical 
value could be obtained by using a rearrangement of(3.31) instead of(3.59), 
however, this is much less straightforward. Similarly, if the theoretical value of;' 
=0.942 at 27°C is replaced by the measured value of;' =0.937 at 27°C in (4.59) then 
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the calculated value of RPTAT becomes 355.38Q which is much closer to the measured 
value of345 .64Q. Table 3.9 shows the temperature performance of lx, I y and), at 
various power supply voltage values. 
Vee 
(V) /x(j.lA) 
3 38.109 
4 38.313 
5 38.484 
6.5 38.714 
10 39.132 
Vee 
Q7 Q8 
Q6 
IY IX 
04 Q3 
Ql 
Figure 3.11 - Wilson Current Source + Casco de 
Current Mirror PTAT Current Generator 
-to·c 27·C 8S·C 
/y(J,aA) ). Ix(j.lA) Iy(llA) l Ix (J1A) Iy(pA) 
35.435 0.930 49.560 46.249 0.933 59.624 55.803 
35.719 0.932 49.793 46.574 0.935 59.878 56.160 
35.959 0.934 50.000 46.865 0.937 60.108 56.483 
36.280 0.937 50.273 47.246 0.940 60.426 56.921 
36.862 0.942 50.781 47.955 0.944 60.981 57.702 
TCIX 
). (ppmfC) 
0.936 3473 
0.938 3465 
0.940 3460 
0.942 3455 
0.946 3442 
Table 3.9 - Temperature Performance of lx, Iy and), at Various Power Supply 
Voltage Values CYVCS+CCM) 
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Ix exhibits close to PT AT behaviour between -40°C and 85°C. The temperature 
coefficient of Ix (TCrx) varies between 3473 ppmtC and 3442 ppmtC across the 3V 
to IOV power supply range. This shows very close agreement with the theoretical 
value (3.9) of3332 ppmtC. Clearly in terms of temperature coefficient, this topology 
is superior to the WCS+SCM and WCS+BCM combinations. 
Table 3.10 shows the sensitivity of Ix to variations in power supply voltage (3V to 
IOV). The measured value of3470 ppm/V at 27°C is larger than the theoretical value 
of2199 ppm/V calculated previously. However, the difference between the 
theoretical and measured values is only 1271 ppm/V which is equivalent to 0.13 %N. 
Obviously, this is a very small difference so it can be said that the measured result 
displays good agreement to the theoretical value. 
Temperature S(WCS+CCM) 
("el (ppmlY) 
-40 3775 
·27 3470 
85 3208 
Table 3.10 - Sensitivity of Ix to 
Variations in Power Supply 
Voltage (3V to IOV) 
In summary, the WCS+CCM topology 
demonstrates close to PTAT behaviour that is 
superior to that of both the WCS+SCM and 
WCS+BCM. Furthermore, the WCS+CCM is 
highly insensitive to fluctuations in the power 
supply voltage. Therefore, the output current Ix 
remains close to the design value over the entire 
(3V-IOV) power supply voltage range. 
3.2.4.l.d Wilson Current Source with Wilson 
Current Mirror (WCS+WCM) 
The Wilson Current Mirror offers an improved transfer ratio over 
that of the Cascode Current Mirror by means of additional feedback [13], the output 
resistance of which is given by: 
ROUT = {HAP = avOUT 
211 o/r 
(3.60) 
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The output resistance is identical to that of the 
Cascode Current Mirror. Hence, following the 
same procedure as before, the sensitivity to 
changes in power supply of a Wilson Current 
Source with Wilson Current Mirror, as shown in 
Figure 3.12, is defined as: 
S(wcs, WCM ) = _2 _(_1_) 
j3PVAP in Am 
(3 .61) 
where the current transfer ratio, A = lylIx, of a 
Wilson Current Mirror with equal emitter area 
ratios can be defined as: 
Vee 
IY 
Wilson Current Source 
Figure 3.12 - Wilson 
Current Source with Wilson 
Current Mirror 
(3.62) 
Again, using the measured device parameters (VE"r0.85V, fJp=65 .27, VElFO.81V and 
fJt-F 177), spice model data (V AJF22V and V and selecting m=2 and Vcc=5V, 
it is possible to calculate the theoretical values for A and S(WCS+WCM). These are 
presented in Table 3 .11 below. 
Parameters Theoretical Values 
A 0.9995 
S(WCS,CCM) 2011 ppmN 
Table 4.11 - Theoretical Values 
for a Wilson Current Source with 
Wilson Current Mirror 
Table 3.5 illustrates that the current transfer 
ratio is expected to differ by only 0.05% from 
the ideal case! This is, in fact, significantly 
better than all the results calculated previously. 
Similarly, the output current is expected to 
vary by only 2011 ppm/V which equates to 
0 .2%N. Thus, the Wilson Current Source 
with Wilson Current Mirror topology should 
be least sensitive to changes in power supply compared with the previous circuits, 
whilst, simultaneously providing a near unity current transfer ratio. 
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Figure 3.13 shows the circuit diagram of the WCS+WCM PTAT Current Generator. 
As before, the reference current Ix was set to at 2TC by adjusting the value of 
R PTAT whilst Vee =5V. The theoretical value of RPTAT is given by: 
Vee 
Q7 Q8 
Q6 
Q3 
Ql 
Figure 3.13 - Wilson Current Source + Wilson 
Current Mirror PTAT Current Generator 
nVr 1.094 x 25.86mV" ) 
Rrf'AT - lo .lm = x In,O.9995 x 2 = 391.91.Q 
Ix 50,J.lt'1 
(3 .63) 
The actual value of R PTAT needed, in order that Ix = at 27°C, was found to be 
384.38Q. This small difference can largely be attributed to the fact that the formula 
used in (3 .63) is a rearrangement of the simplified equation found in (3.35). Using a 
rearrangement of (3 .31) instead of (3.35) would lead to a more accurate result. 
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Table 3.12 shows the temperature performance of Ix, ]y and A at various power supply 
voltage values. 
Vee -40°C 27°C 85°C TCIX 
(V) IxblA) IY(JlA) 1 IxblA) IY(JlA) 1 [x (IIA) ly(JiA) 1 (ppmrq 
3 38.306 38.210 0.997 49.585 49.510 0.998 59.420 59.375 0.999 3407 
4 38.492 38.480 1.000 49.804 49.849 1.001 59.684 59.772 1.001 3404 
5 38.659 38.758 1.003 50.000 50.153 1.003 59.877 60.083 1.003 3395 
6.5 38.875 39.094 1.006 50.256 50.551 1.006 60.173 60.536 1.006 3390 
10 39.272 39.707 1.011 50.732 51.285 1.011 60.697 61.350 1.011 3379 
Table 3.12 - Temperature Performance of Ix, Iy and A at Various Power Supply 
Voltage Values (WCS+WCM) 
Ix exhibits close to PT AT behaviour between -40°C and 85°C. The temperature 
coefficient of Ix (Ten) varies between 3407 pprntC and 3379 pprntC across the 3V 
to 10V power supply range. This shows very close agreement with the theoretical 
value (3.9) of3332 pprntC. Clearly in terms of temperature coefficient, this topology 
is superior to the WCS+SCM, WCS+BCM and WCS+CCM combinations. 
Table 3.13 shows the sensitivity of Ix to variations in power supply voltage (3 V to 
10V). As in the case of the WCS+CCM, the measured value of3260 ppm/V at 27°C 
is larger than the theoretical value of2011 ppm/V calculated previously. However, 
the difference between the theoretical and measured values is only 1249 ppm/V which 
Temperature S(WCV+JVCM) 
ee) (ppmN) 
-40 3549 
27 3260 
85 3032 
Table 3.15 - Sensitivity of Ix to 
Variations in Power Supply 
Voltage (3V to lOY) 
is equivalent to 0.12%N. Obviously, this is a 
very small difference so it can be said that the 
measured result displays good agreement to 
the theoretical value. In addition, the 
sensitivity of Ix of this circuit is marginally 
better than that of the WCS+CCM. This is 
due to the improvement in A. (i.e. A. is closer to 
unity). 
In summary, the WCS+WCM topology demonstrates close to PTAT behaviour that is 
superior to that of the WCS+SCM, WCS+BCM and WCS+CCM. Furthermore, the 
WCS+CCM is marginally more insensitive to variations in the power supply voltage 
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than the WCS+CCM. Thus, the output current, Ix, remains even closer to the design 
value over the entire (3 V-I OV) power supply voltage range. 
3.2.4.1.e Wilson Current Source with Voltage 
Following Current Mirror (WCS+VFCM) 
Figure 3.14 illustrates 
the Wilson Current Source with Voltage 
Following Current Mirror combination. The 
current transfer ratio of the Voltage 
Following Current Mirror, first proposed by 
Barker and Hart [14], is given by: 
2 I 
1---+-
A. = jJN fJp fJp 
1+ 1 
(3 .64) 
jJP 
The expression above can then be 
differentiated with respect to Vee and 
multiplied by the reciprocal of (3 .64) to 
give: 
Vee 
IY 
Q4 
Q7 Q6 QB 
IX 
Wilson Current Source 
Figure 3.14 - Wilson 
Current Source with 
Voltage Following 
f:nrrent Mirror 
(3 .65) 
By substituting (3 .65) into (3 .37), an expression for the sensitivity to changes in 
power supply ofa Wilson Current Source with Voltage Following Current Mirror can 
be defined as: 
S(WCS+VFCAf )=[_2 +_2 (_1 +_1 )](_1 ) 
{3PVAP {3p{3N VAN VAP lnAI1I 
(3 .66) 
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Again, using the measured device parameters (VElFO.8SV, Pp=6S.27, VBE,9).81V and 
PlFI77), Spice model data (V g==22V and V A/F63V) and selecting m=2 and Vec=5V, 
it is possible to calculate the theoretical values for.A. and S(WCS+VFCM). These are 
presented in Table 3.16 below. 
Parameters Theoretical Values 
.A. 0.9998 
S(WCSH'fOl) 2025 ppm/V 
Table 3.16 - Theoretical Values 
for a Wilson Current Source with 
Voltage Following Current Mirror 
Table 3.16 illustrates that the current transfer 
ratio is expected to differ by only 0.02% from 
the ideal case! This is in even better than the 
previous best result calculated for the Wilson 
Current Source with Wilson Current Mirror. 
The output current is expected to vary by only 
2025 ppm/V or 0.2 %N. 
The Wilson Current Source with Voltage Following Current Mirror topology is 
expected to offer an output current that has very low sensitivity to changes in power 
supply. In fact the degree of insensitivity is expected to be virtually identical to that 
of the Wilson Current Source with Wilson Current Mirror topology. In addition, this 
circuit should provide a near perfect current transfer ratio. 
Figure 3.15 shows the circuit diagram of the WCS+VFCM PTAT Current Generator 
for simulation. As before, the reference current Ix was set to at 27°C by 
adjusting the value of RrrAT whilst Vee =5V. The theoretical value of RPTAT is given 
by: 
RFrAT = nVT loAm = 1.094 x 25.86mV x 10(0.9998 x 2)= 392.0sn 
Ix 50,u4 
(3.67) 
However, the actual value of RPTAT needed, in order that Ix = at 27°C, was found 
to be 384.99Q. Again, This small difference can largely be attributed to the fact that 
the formula used in (3.67) is a rearrangement of the simplified equation found in 
(3.35). Using a rearrangement of(3.31) instead of(3.35) would lead to a more 
accurate result. Table 3.17 shows the temperature performance of Ix, If and.A. at 
various power supply voltage values. 
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Vee 
(V) IxhlA) 
3 38.367 
4 38.520 
5 38.655 
6.5 38.826 
10 39.134 
Vee 
Q7 Q6 Q5 
Figure 3.15 - Wilson Current Source + Voltage 
Following Current Mirror PTAT Current 
-40·C 27·C 8S·C 
IY{IlA) 1 Ix (IlA) Iy(PA) 1 Ix {IlAl /Y{IlA) 
38.339 0.999 49.670 49.693 1.000 59.525 59.605 
38.588 1.002 49.846 49.980 1.003 59.715 59.916 
38.809 1.004 50.000 50.234 1.005 59.882 60.191 
39.092 1.007 50.200 50.562 1.007 60.100 60.549 
39.599 1.012 50.558 51.155 1.012 60.495 61.201 
TCIX 
1 
1.001 3408 
1.003 3402 
1.005 3396 
1.007 3390 
1.012 3380 
Table 3.17 - Temperature Performance of lx, [y and A at Various Power Supply 
Voltage Values (WCS+VFCM) 
Ix demonstrates close to PT AT behaviour between -40°C and 85°C. The temperature 
coefficient of Ix (TeLy) varies between 3408ppm/°C and 3380ppml°C across the 3V to 
10V power upply range. This shows very close agreement with the theoretical value 
(3 .9) of3332 ppmr C. Clearly in terms of temperature coefficient, this topology is 
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superior to the WCS+SCM, WCS+BCM and WCS+CCM combinations whilst 
offering practically identical performance to that of the WCS+WCM. 
Temperature S(WCS+VFCM) 
Joe) (ppmN) 
-40 2822 
27 2527 
85 2306 
Table 3.18 - Sensitivity of Ix to 
Variations in Power Supply Voltage 
(3V to 1OV) 
Table 3.18 shows the sensitivity of Ix to 
variations in power supply voltage (3V to 
10V). As in previous cases, the measured 
value of2527 ppm/V at 27°C is slightly 
greater than the theoretical value of 2025 
ppm/V calculated previously. However, the 
difference between the theoretical and 
measured values is only 502 ppm/V which is equivalent to 0.05%N. Obviously, this 
is a very small difference so again it can be said that the measured result displays 
good agreement to the theoretical value. In addition, the measured sensitivity of Ix for 
this circuit is marginally better than that of the WCS+WCM. 
In summary, the WCS+VFCM topology demonstrates close to PTAT behaviour that 
is superior to that of the WCS+SCM, WCS+BCM and WCS+CCM whilst offering 
practically identical performance to that of the WCS+WCM. Additionally, the 
WCS+VFCM is marginally more insensitive to variations in the power supply voltage 
than the WCS+WCM. Thus, the output current Ix remains even closer to the design 
value over the entire (3V-IOV) power supply voltage range. 
3.2.4.1.f Buffered Widlar Current Source with 
Voltage Following Current Mirror 
(BWCS+VFCM) 
In Section 3.2.2 it was shown that the output current of the 
Buffered Widlar Current Source suffers from errors due to VCE mismatches (i.e. VCE} * VCE2). The output current equation (3.25) is repeated, for the benefit of the reader, 
below: 
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If VCE1 and VCE2 are well matched (i .e. VCE1 = VCE2) then (3.68) will simplify to give: 
Now provided the following conditions are 
met, namely /IN>> lout and /IN>> 1, (3 .69) will 
give a highly accurate result that is close to the 
ideal equation (3 .19). However, this 
simplification is subject to the condition VCE} 
= VCE2. Fortunately, this condition can be 
ensured via use ofa Voltage Following 
Current Mirror. Figure 3.16 illustrates the 
Wilson Current Source with Voltage 
Following Current Mirror combination. 
The current transfer ratio, t.., of this 
configuration is given as [4]: 
(3.70) 
Vee 
IY 
(3 .69) 
Q4 
Q7 Q6 Q8 
IX 
Buffered Widlar 
Current Source 
Figure 3 .16 - Buffered 
Widlar Current Source 
with Voltage Following 
Current Mirror 
Similarly, an expression for the sensitivity to changes in power supply of a Buffered 
Widlar Current Source with Voltage Following Current Mirror can be defined as [4]: 
SBWCS+VFCM = --+-- --+-+ --( ) [ 2 2(11 Vr)](l) 
{JPVAP {JpjJN VAN VAP VANVAP InAm 
(3.71) 
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Again, using the measured device parameters (VEe=0.85V, fJp=65 .27, VB1F O.81V and 
fJ!F 177), Spice model data (V n=22V and V AJr'63V) and selecting m=2 and Vcc=5V, 
it is possible to calculate the theoretical values for.A. and S(BWCS+VFCM) . These are 
presented in Table 3.19 below. 
Parameters 
Theoretical 
Values 
.A. 0 .9998 
S(awcs1 VFCM) 2025 ppmN 
Table 3.19 - Theoretical Values 
for a Buffered Widlar Current 
Source with Voltage Following 
Current Mirror 
Table 3.19 illustrates that this configuration 
should offer identical results to that of the 
Wilson Current Source with Voltage 
Following Current Mirror in terms of current 
transfer ration and power supply sensitivity. 
However, this configuration should operate at 
lower supply voltages than the previous circuit 
because the minimum headroom requirement 
is one VBE drop less. Figure 3. 17 shows the circuit diagram of the WCS+VFCM 
PTAT Current Generator used for simulation. 
Vee 
Q4 Q5 Q6 Q3 
VA 
I Y 
Q1 
Figure 3.17 - Buffered Widlar Current Source with 
Voltage Following Current Mirror 
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As before, the reference current Ix was set to 50J.lA at 27·C by adjusting the value of 
RPTAT whilst Vcc=5V. The theoretical value of RPTAT is given by: 
RFrAr = nVr loAm = 1.094 x 2S.86mV x In(0.9998x 2)= 392.080 
Ix sO,u4 
(3.72) 
However, the actual value of RPTAT needed, in order that Ix = 50J.lA at 2rC, was found 
to be 384.86.0. Again, This small difference can largely be attributed to the fact that 
the formula used in (3.72) is a rearrangement of the simplified equation found in 
(3.35). Using a rearrangement of(3.3l) instead of(3.35) would lead to a more 
accurate result. Table 3.20 shows the temperature performance of Ix, /y and A. at 
various power supply voltage values. 
Vee 27"C 8ST TCIX 
(V) Ix(}lA) /rhlAl 1 lx(pA) /r(pA) l. Ix (pA) /r{jlA) l. (ppmJ"q 
3 38.389 38.453 0.998 49.706 49.830 0.998 59.580 59.764 0.997 3411 
4 38.522 38.673 0.996 49.862 50.086 0.996 59.751 60.044 0.995 3406 
5 38.640 38.866 0.994 50.000 50.313 0.994 59.904 60.293 0.994 3402 
6.5 38.793 39.119 0.992 50.181 50.610 0.992 60.104 60.622 0.991 3397 
10 39.069 39.515 0.987 50.510 51.152 0.987 60.471 61.227 0.988 3390 
Table 3.20 - Temperature Performance of lx, Iy and A. at Various Power Supply 
Voltage Values (BWCS+VFCM) 
Ix demonstrates close to PT AT behaviour between -40·C and 85 ·C. The temperature 
coefficient of Ix (TCLX) varies between 34llppm/·C and 3390ppm/·C across the 3V to 
10V power supply range. This shows very close agreement with the theoretical value 
(3.9) of3332 ppm/"C. However, in terms of temperature coefficient, this topology 
offers marginally worse performance to that of both the WCS+WCM and 
WCS+VFCM. 
Temperature 
ee) 
-40 
27 
85 
S(SJf'CS'H 'FCM) 
. (p.l!mN) 
2504 
2289 
2118 
Table 3.21 shows the sensitivity of Ix to 
variations in power supply voltage (3V to 
10V). As in previous cases, the measured 
value of2289 ppm/V at 2rC is slightly 
Table 3.21 - Sensitivity of Ix to greater than the theoretical value of2025 
Variations in Power Supply Voltage ppm/V calculated previously. However, the 
(3V to lOV) 
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difference between the theoretical and measured values is only 264 pprn/V which is 
equivalent to O.0264%N. Obviously, this is a very small difference so again it can be 
said that the measured result displays good agreement to the theoretical value. In 
addition, the measured sensitivity of Ix for this circuit is 238 pprn/V better than that of 
the WCS+VFCM (the previous least sensitive circuit topology). 
In summary, the BWCS+VFCM topology demonstrates close to PTAT behaviour that 
is superior to that of the WCS+SCM, WCS+BCM and WCS+CCM whilst offering 
practically identical performance to that of both the WCS+WCM and WCS+VFCM. 
Additionally, the BWCS+VFCM is marginally more insensitive to variations in the 
power supply voltage than the WCS+ VFCM. Thus, the output current Ix remains 
even closer to the design value over the entire (3V-IOV) power supply voltage range. 
3.2.4.2 Circuit Performance Comparison 
Table 3.22 summarises the temperature coefficient of Ix that was 
measured for each circuit topology. 
Vee TC,x TC,x TC,x TC,x TC,x TC,x TC,x 
<rDEA,) (It"CS+SCM ) (It"CS-+iJCM) (It"CSiCCM) (It"CS+WCM) (1t"CS+I'l'l:"M) (awcs+l'1'"CM) 
(V) (ppmrq (ppmrq (ppmrC) (ppmrq (ppmrC) (ppm/0C) (ppmrC) 
3 3332 3716 3864 3473 3407 3408 3411 
5 3332 3545 3675 3460 3395 3396 3402 
10 3332 3364 3461 3442 3379 3380 3390 
Table 3.22 - Temperature Coefficient of Ix for Each Circuit Topology 
The WCS+SCM topology offers a temperature coefficient of3364 ppmfC when Vee 
= 1 OV which is very close to the ideal of 3332 ppmfC. However, TCLX deviates grossly 
from this initial value by 181 ppmfC when Vee=5V and 352 ppmfC when Vee=3V! 
Clearly, TCLX is significantly power supply dependent for the WCS+SCM topology. 
This is also true, albeit to an even worse extent, of the WCS+BCM topology. The 
WCS+CCM offers improved sensitivity of TCLX to changes in power supply voltage. 
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However, the actual 'best-case' value of TC[)(, measured when Vee=lOV, is still 110 
ppmtC larger than the ideal value. Both the WCS+WCM and WCS+VFCM 
combinations offer virtually identical and superior performance in terms of TClX. The 
total change in TClX across the 3V to lOY power supply range is only 28 ppmtC. In 
addition, the actual 'best-case' value of TClX differs by only 47 ppmtC from the ideal 
whilst the 'worst-case' value of TClX differs by only 75 ppmtC! The BWCS+VFCM 
combination offers performance in terms of TClXthat is marginally worse than but 
still very close to that of both the WCS+WCM and WCS+VFCM combinations. 
Table 3.23 illustrates the sensitivity of Ix to changes in Vee for each circuit topology. 
From the table it is clear that, in the case of the WCM+SCM and WCS+BCM 
topologies, Ix is highly sensitive to Vee. This results in a poorly defined current at 
power supply voltages other than that for which RPTAT is trimmed. 
Temperature S(JllCS-+&CM) S(WO+BCM) S(WCS+CCM) S(WCS+WCM) S(WCS+VFCM) S<awCS+VJ1Of) 
CC) (ppmlV) (ppmlV) (ppmlV) \PPm/V) U'PmlV) (ppmm 
-40 62420 63894 3775 3549 2822 2504 
27 59286 60194 3470 3260 2527 2289 
85 56700 57180 3208 3032 2306 2118 
Table 3.23 - Measured Sensitivity of Ix to Variations in Power Supply Voltage 
(3V to lOV) for Each Circuit Topology 
The WCS+CCM, WCS+WCM and WCS+VFCM combinations offer improved 
performance. However, the BWCS+VFCM topology is least sensitive to changes in 
Vee. Thus, the output current Ix remains very close to the design value over the entire 
(3V-lOV) power supply voltage range. In summary, the BWCS+VFCM achieves the 
best overall performance using the 'Bootstrap-Bias Technique'. 
3.2.4.3 Start-Up Circuit Development 
Fundamentally, all of the previously described circuits used for 
generating a PT AT current operate by ensuring that the input current is made to 
depend upon the output current. This concept is shown in Figure 3.18. The 
relationship between lIN and lOUT is governed by the 'Widlar type' current source and 
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the current transfer ratio of the current mirror. From the point of view of the 'Widlar 
type' current source, lOUT is almost independent of lIN for a wide range of input 
Vee 
I 
Current Mirror 
Current Minor 
I/N=Iour 
'WidlarType' 
Current Source 
"" , , , , , , , 
, , , 
lIN "., 10 UT lOUT ,,' ......... 
'Widlar type' Current 
Source 
I 
Ground 
Figure 3.18 - Block Diagram of a 
'Bootstrap Biased' Circuit 
, , 
, , , , 
, 
, Desired Operating 
, , Point (Point A) 
, , Undesired Operating 
Point (Point B) , . 
lIN 
Figure 3.19 - Possible Operating 
Points of a 'Bootstrap Biased' 
Circuit 
currents as shown in Figure 3.19. From the point of view of the output current 
current, lIN = loUT assuming the current mirror transfer ratio is set to unity. Therefore, 
the operating point of these circuits must satisfY both constraints simultaneously and 
hence is the intersection of the two characteristics [15]. Figure 3.19 also demonstrates 
two possible operating points. Point A is the desired operating point and Point B is 
the undesired operating point where lIN = lOUT = O. Thus, unless precautions are taken 
the circuit may operate in the zero-current condition! This zero-current state can be 
avoided by employing a 'start-up circuit' to ensure that some current always flows in 
the transistors of the PTAT reference circuit. However, the start-up circuit should not 
interfere with the normal operation of the PT AT reference circuit once the desired 
operating condition is reached. 
A start-up circuit, based on previous work by Hart and Barker [16], adapted for use 
with the BWCS+VFCM circuit is shown in Figure 3.20. This circuit, with minor 
alterations, is suitable for use with all of the previously mentioned PT AT current 
generator circuits described in this chapter. Circuit operation is as follows. 
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RSTART2, Q9 and QIO form a 'Bipolar Peaking Current Source' [17]. The purpose of 
which is to provide a small output current, ISTARTOUT, that is in the order of a few J.lA. 
In this case Q9 and QIO are assumed identical, therefore, ISTARTOUT is given by the well-
known equation: 
( ISTARTINRSTART2) 
ISTARTOUT = ISTARTIN.e YT (3.73) 
When the power supply (Vee) is turned on, I STARTOUT charges the effective capacitance 
associated with the collector circuit ofQl1 until the emitter of the diode connected 
transistor Q 12 becomes two junction drops below Vee. Conduction current now flows 
from the bases of Q7 and Qs (turning them on) through the diode Q12. Current can 
now flow, via the collector of Qs, into the bases of Q4, Q5 and Q6, thus, also turning 
them on. This in tum allows current flow in the remaining devices, thus, having the 
effect of 'starting-up' the PTAT generator circuit and driving it into the desired point 
of operation. 
Now, the steady 'on' current of Q4 is approximately equal to (Ix + /y) I (flN + 1). This 
flows from the base ofQll causing it to saturate and, in tum, forcing Q12 to become 
reverse biased provided that: 
/3P(sal) > (ISTARTOUT)(ft.r+l) 
lx+lr 
(3.74) 
Thus, the diode formed by QIJ is now turned off which in tum disconnects the 'start-
up circuit' from the PT AT current generator. 
This 'start up circuit' is particularly efficient because Q4 is used for the dual purpose 
of (a) providing the base currents ofQI and Q2 whilst also ensuring that (b) the 'start-
up circuit' becomes disconnected from the PTAT generator under normal operating 
conditions. When desired operating point is reached and the 'start-up circuit' is 
disconnected, zero current should flow through the diode formed by Q12. Thus, 
ISTARTDJODE:5 O. This is proved via the simulation results shown in Table 3.24. 
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Vee 
Rstartl 
33k 
Istartin 
Rstart2 
600 
Istartout 
Istartdiode 
Q12 
Start-Up 
Circuit 
Q4 Q5 Q6 Q3 
Figure 3.20 - BWCS+VFCM PTAT Current Generator Circuit with Start-Up 
Circuit 
Vee ISTARTDJODE (-40°C) ISTARTDIODE(27°C) ISTARTDJODE (85°C) 
(V) (PA) JpA) (pA) 
3 -39.6 -41.4 -43 .2 
5 -94.5 -97.1 -99.6 
10 -353.6 -359.5 -364.7 
Table 3.24 - Current Flow Through QJ2 After the Desired Operating 
Point is Reached 
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3.3 Summary 
A key aim of this thesis is that the LNA designs contained within it should 
provide constant gain over the Industrial Temperature Range [1] (-40°C to 85°C). In 
order to achieve this it was demonstrated in Section 3.1 that the collector current of 
the LNA should be Proportional To Absolute Temperature (PTAT) and, therefore, 
should have a temperature coefficient as close to 3332ppmfOC as possible. In Sections 
3.2.1 - 3.2.3 three 'Widlar type' current sources were investigated theoretically in 
order to establish which current source provided the most accurate PTAT output 
current. It was proved that the Wilson Current Source (WCS) offered the best results. 
Section 3.2.4 introduced the 'Bootstrap Bias Technique' [8,9]. This is a method that 
utilises a current mirror to ensure that the input and output currents of the 'Widlar 
type' current source are equal. In Section 3.2.4.1 various current mirrors, in 
conjunction with the wes and ultimately the BWeS, were analysed theoretically in 
tenns of their sensitivity to changes in power supply. The circuits were also simulated 
using the software package APLAC. It was found that the BWCS+VFCM topology 
provided an accurate output current that exhibited close to ideal PT AT behaviour 
compared with the other 'Bootstrap Bias' circuits. Furthennore, the BWCS+VFCM 
topology also produced the output current that exhibited the highest degree of 
insensitivity to changes in the power supply voltage. This meant that the output 
current remained close to the nominal design value over the entire (3V-IOV) power 
supply voltage range. 
Finally Section 3.4 discussed the need for a 'start-up circuit' in order to ensure that all 
'Bootstrap Bias' type circuits are driven out of the undesired operating condition lIN = 
lOUT = O. One such circuit is presented that with minor alterations, is suitable for use 
with all of the previously mentioned PT AT current generator circuits described in this 
chapter. 
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CHAPTER 4 
Improved Constant Gain Bias Circuit 
Techniques 
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The previously discussed 'Bootstrap Bias Technique' depends on a current mirror to 
force the input and output currents of a 'Widlar' type current source to be equal. As 
seen in Chapter 3, these circuits are inherently power supply dependent, thus, they 
exhibit output current inaccuracies. In order to improve performance it is necessary to 
improve the current mirror performance. 
Chapter 4 concerns the investigation and analysis of a novel alternative circuit 
technique that can be used to bias the LNA of Chapter 1 in such a way that constant 
gain is achieved over a wide temperature range. A comparison of two circuit 
variations is conducted; particularly with regards to the temperature coefficient and 
sensitivity of the output current to power supply variations. These results are 
compared with those obtained using the 'Bootstrap Bias Technique' in Chapter 3. 
4.1 An Improved PTAT Current Reference 
Circuit 
In 1985 Nauta and Nordholt [1] proposed a new class ofPTAT Current Generator 
that avoided the use of current mirrors, thereby alleviating the pain of improving their 
performance. Instead, two identical current sources are used in-place of a current 
mirror. These current sources are controlled via a simple loop amplifier so that equal 
bias conditions are maintained with large changes in power supply voltage. Although 
they presented impressive performance figures for this configuration, Nauta and 
Nordholt gave no theoretical analysis. This is done in the sections that follow. 
4.1.1 Basic Nauta and Nordholt (BNN) Circuit 
A basic implementation of this improved class ofPTAT current reference 
circuit is shown in Figure 4.1. Circuit operation is as follows. A single transistor Q3 
in common emitter configuration forms a simple loop amplifier. This amplifier forces 
equal currents through QJ and Q6 by sensing any difference in these currents and 
feeding it back to the current sources Q5 and Q6. QJ and Q2 have identical collector-
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base voltage , as do Q5 and Q6. Thus, it follows that the collector currents of Q5 and 
Q6 are equal Thi in turn means that the collector currents of Ql and Q2 are also 
equal which provides the necessary condition for the output current to be completely 
detennined by any difference between VBE) and VBE2. Thus: 
l'r 
lo.t = Lr = - In A-III 
RI 
(4.1) 
This re ult i identical to the simplified expression (3 .19) derived for the output 
current of a ' boot trap-bias' type circuit. 
Vee 
0 4 
Q6 Q5 
IY IX 
Q3 
Figure 4.1 - Basic Implementation ofthe Nauta 
and ordholt PT AT Current Generator 
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4.1.1.1 Theoretical Sensitivity of the BNN to Power 
Supply Voltage Variations and Observed 
Simulation Results 
It is useful to derive an expression for the sensitivity of the basic 
implementation to changes in the power supply voltage. Referring to Figure 4.1, it 
can be said that: 
and: 
Ic) 
/r-/cl--=O 
f1v 
In /CI 
/x-1c2----=O 
f1v fW 
(4.2) 
(4.3) 
Assuming that J CJ == J r, then, by current mirror action, the collector current of Q 1 is 
given by: 
(4.4) 
By substituting (4.4) into (4.3) it can be shown that the collector current of Qz is given 
by: 
(4.5) 
Since it has already been stated in the previous section that the collector currents of Q5 
and Q6 are equal (i.e.lr== Ix), then, it is fair to say that: 
/C2 =lx (4.6) 
4·4 
Applying KVL around the base-emitter loop OfQI and Q2, bearing in mind the 
simplification made in (4.6), it is clear that: 
f/N+I 
VBEI- VBE1---1xR1 = 0 
fJv 
(4.7) 
A common identity for collector current [2] is shown below: 
(4.8) 
Using a rearrangement of(4.8), it can be shown that: 
(4.9) 
where m = fs:/lsJ. Using the results of(4.4) and (4.6), the fCIl/C2 term can be rewritten 
as: 
IT(I-_I ) 
leI fW - = 
Ie'). Ix (4.10) 
Using the previously defined identity (4.8) for collector current, and applying it to the 
case of a PNP transistor, it follows that: 
Ix = ISS(l + Vscs }U7:;S) 
VAP 
I l {I T= S +-
VAP 
(4.11) 
(4.12) 
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Therefore, (4.10) can be rewritten as: 
IS{l+ VEC6Xl __ l 
/cl VAP f1v 
-= Ie']. (4.13) 
This result can now be substituted into (4.9) to give: 
(4.14) 
Using some algebraic manipulation, the above result can now be rewritten as: 
_ {IS{l-i )1 )] AV -Vr 1 m ( ) + Vr 1 ( ) 
I 1 VeEl 1 VECS S5 +- +-
VAN VAP 
(4.15) 
The emitter-collector voltages, V EC5 and VEC6, are dependent on the power supply 
voltage (Ved. However, all the other parameters do not alter (significantly) with Vee. 
Hence, the second term is the only part of (4.15) that varies with Vee. Therefore: 
o(AV) =_a vr[l{l+ VEC6)_1{1+ VECS)] 
aVec aVee VAP VAP 
(4.16) 
a(AV) =(RI fW+ 1) alx =vr[_a_1J1+ VEC6) __ a_1j 1+ VECS)] 
avcc fot avec avcc ul VAP avcc '\ VAP (4.17) 
However, in this case avEC All and Therefore, (4.17) becomes: 
avec Ox x 
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(
R .&+1) alx v:[ I I 
1-;;;- aVec = r VAP6(1 + VEC6) - VAP{l + VECS) 
VAP6 VAPS 
(4.18) 
An expression for the sensitivity of Ix to changes in the power supply voltage can now 
be defined as: 
S(BNN)=..!... a/x Vr ( 1 _ 1 ) 
Ix avec flN + llxRl VAP6 + VEC6 VAPS + VECS (4.19) 
The operation of the circuit ensures that the emitter-collector voltages ofQ5 and Q6 
are equal (i.e. VEC6 = VECsJ. Thus, it is obvious that if the Early voltages ofQ5 and Q6 
are equal (i.e. V AP5 = V AP6) then the output current of this circuit will be completely 
, " h 'h I 1(' loIx ) msensltIve to c anges 10 t e power supp y vo tage I.e. ---=0 . 
Ix aVec 
Figure 4.1 shows the basic implementation of the Nordholt and Nauta (BNN) PTAT 
Current Generator used for simulation. As before, the reference current Ix was set to 
SOlJ,A at 27°C by adjusting the value of RPTAT whilst Vee=SV. 
Table 4.1 shows the temperature performance of lx, Iy and A at various power supply 
voltage values. 
Vee 
(Vl 
3 
4 
5 
6.5 
10 
-40T 27'C 85°C TCIX 
IxhlA) lyhlA) 1 lx(pA) Ir(pA) 1 Ix(pA) Ir(pA) 1 (pptnrc) 
38.641 38.642 1.000 49.918 49.921 1.000 59.719 59.725 1.000 3378 
38.675 38.679 1.0(x) 49.962 49.971 l.OOO 59.775 59.787 1.000 3378 
38.705 38.714 1.000 50.000 50.013 l.OOO 59.825 59.844 l.OOO 3378 
38.745 38.756 1.0(x) 50.051 50.071 1.000 59.875 59.908 1.000 3377 
38.816 38.832 1.0(x) 50.140 50.167 1.001 59.981 60.018 1.001 3377 
Table 4.1 - Temperature Performance of Ix, Iy and A for the BNN with 
Variations in Vee 
Ix exhibits close to PT AT behaviour between -40·C and 85°C. The temperature 
coefficient of Ix (1'CLX) varies by only IppmrC (3378ppm/·C to 3377ppmrC) across 
the 3V to IOV power supply range! This shows close agreement with the theoretical 
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value (3.9) of3332ppmrC. In addition, the current transfer ratio is virtually perfect (J. 
= 1) across both the afore-mentioned temperature and voltage ranges. 
Table 4.2 shows the sensitivity of Ix to variations in Vee (3V to 10V). The measured 
value of 634ppm/V at 27°C is greater than the theoretical value ofOppm/V calculated 
previously. However, the difference between the theoretical and measured values is 
only equivalent to 0.0634%N. Obviously, this is very small so it can be said that the 
measured result displays good agreement to the theoretical value. 
Temperature S(BNII) 
("e) (ppmN) 
-40 645 
27 634 
85 625 
Table 4.2 - Sensitivity of Ix to 
Variations in Vec (3V to 10V) 
In summary, the BNN topology demonstrates 
behaviour close to PTAT that is superior to that 
of the best 'Bootstrap Bias' type circuits from 
Chapter 3. Additionally, the BNN is 
approximately three times less sensitive to 
variations in Vee than that of the 
BWCS+VFCM. Thus, the output current Ix 
remains extremely close (as seen in Table 4.1) to the design value over the entire (3V-
lOV) power supply range under consideration. 
4.1.2 lligh Performance Nauta and Nordholt (IIPNN) 
Circuit 
A high performance implementation of this improved class ofPTAT current 
reference circuit, first seen in [1], is shown in Figure 4.2. Circuit operation is similar 
to that of the basic implementation, except in this case, the simple loop amplifier is 
replaced with a symmetrical loop amplifier formed by Q4, Q5, Q8 and Q9. 
The reason for using the symmetrical loop amplifier is twofold. Firstly, in the 
analysis of section 4.1.1.1 it was assumed, for simplicity, that IC2 = Ix (4.6), however, 
this is not quite the case as demonstrated in (4.5). Secondly, it is assumed in the same 
analysis that the simple loop amplifier ensures the condition Ix = Iy. This is a fairly 
accurate assumption but it can be seen from Table 4.1 that Ix and /y are never exactly 
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equal. Ultimately, inaccuracies in both these assumptions contribute to the observed 
difference between the calculated and measured sensitivity values of Ix for the basic 
implementation. Therefore, the symrnetricalloop amplifier is used to ensure that 
these assumption become even more applicable. 
Vee 
QS Q9 
vc 
Q6 
VA Q4 Q5 VB 
IY IX 
Q1 
Figure 4.2 - High Performance Implementation of the Nauta and 
Nordholt PTAT Current Generator 
The sen itivity analy is of section 4.1.1.1 is equally applicable to the high 
performance circuit con idered here. Thus, it can be shown that the sensitivity of Ix to 
Vee is given by: 
S(Ifl'NN )=---=--. - . -----1 oj.\" foi Vr ( II) 
Lr OJ'cc {iI + 1 b :Rl VAP7 I VliC7 VAP6 I VEC6 (4.20) 
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As in the case of the basic implementation. the operation of the circuit ensures that the 
emitter-collector voltages ofQ6 and Q7are equal (Le. VEC6 = VEC?,). Thus, it is 
apparent that as long as the Early voltages of Q6 and Q7 are equal (Le. V AP6 = V AP7) the 
output current of this circuit will be insensitive to changes in the power supply voltage 
(' 1 aIx ) I.e. ---=0 . 
Ix aVec 
4.1.2.1 Theoretical Sensitivity of the HPNH to Power 
Supply Voltage Variations and Observed 
Simulation Results 
Figure 4.2 shows the high performance implementation of the Nordholt 
and Nauta (HPNN) PT AT Current Generator used for simulation. As before, the 
reference current Ix was set to 50J,LA at 27°C by adjusting the value of RPTAT whilst 
Vcc=5V, Table 4.3 shows the temperature performance of Ix, /y and A. at various 
values of Vcc. Ix exhibits behaviour close to PT AT between _40°C and 85°C. The 
temperature coefficient of Ix (TCJX) remains at 3385ppmfC across the 3V to lOY 
power supply range. 
Vee 
(V) 
3 
4 
5 
6.5 
10 
-40"C 27"C 85°C TCIX 
lx{JlA) ly(pA) 1 1,,(p.A) ly(pA) 1 lx(p.A) ly(pA) 1 JppmJ"C) 
38.688 38.687 1.000 49.997 49.996 1.000 59.842 59.842 1.000 3385 
38.689 38.689 1.000 49.998 49.998 1.000 59.844 59.844 1.000 3385 
38.690 38.691 1.0(X) 50.000 50.001 1.000 59.846 59.847 1.000 3385 
38.691 38.693 1.000 50.001 50.003 1.000 59.847 59.850 l.OOO 3385 
38.694 38.697 1.000 50.003 50.006 1.000 59.850 59.854 1.000 3385 
Table 4.3 - Temperature Performance of Ix, Iy and A. for the HPNN with 
Variations in Vcc 
This shows close agreement with the theoretical value (3.9) of 3332ppmfC but is 
slightly worse than that of the BNN. In addition. the current transfer ratio is virtually 
perfect (A. = 1) across both the afore-mentioned temperature and voltage ranges. 
Table 4.4 shows the sensitivity of Ix to variations in power supply voltage (3V to 
lOV). The measured value of 17ppm/V at 2TC shows close agreement with the 
theoretical value ofOppm/V calculated previously. 
4 -10 
Temperature S(HPNH) 
ee) (ppmM 
-40 22 
27 17 
85 19 
In summary, the HPNN topology demonstrates 
behaviour close to PT AT that is superior to that 
of the best 'bootstrap-bias' type circuits from 
Chapter 3. Additionally, the HPNN is almost 
completely insensitive to variations in the power 
supply voltage. Thus, the output current Ix 
remains very close (see Table 4.3) to the design 
Table 4.4 - Sensitivity of Ix to 
Variations in Vcc (3V to IOV) 
value over the entire (3V-IOV) power supply voltage range. 
4.1.2.2 Effect of Early Voltage Mismatches 
In modem simulation software all similar devices have identical 
characteristics. However, in reality this is not the case. Therefore, it is important to 
consider the case where the Early voltages are slightly mismatched. Following on 
from the equation derived for the sensitivity of Ix (4.20) for the high performance 
circuit, let V AP7 = V AP and V AP6 = LtV AP (IAV API « V AP)' Then: 
S(HPNN) = _1 _a_ifx_ = _fj-I __ V:_T ( 1 ____ 1 ___ ) 
Ix aVec fj-I + IlxRl VAP + VEC7 (VAP + AVAP) + VEC6 
(4.21) 
S(HP;"') = _1 aIx = VT ( AVAP ) 
Ix avcc fJN + IlxRl (VAP + VEC7)(VAP + AVAP + VEC6) 
(4.22) 
But LtV AP« V AP, so assuming VEC7 = VEC6 = VEC and VEC« V AP, the sensitivity of Ix 
to changes in Vce is now given by: 
S(HPNN) =_1 aIx Vr Vr _l_(AVAP) 
Ix avec fj-I + IlxRl VAp 1 fj-I + 1 beRI VAP VAP (4.23) 
Using the measured device parameter (/JJFI77), SPICE model data (V n=22V) and 
noting that Ix= at 27°C, VT= 25.86mV and RJ = 3800, it is possible to calculate 
the theoretical values for SVlPNN) when the Early voltages are mismatched by 1%, 5% 
and 10%. Then, 
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I1VAp _ (VApxI.Ol)-VAP = (22x1.01)-22 =0.01 (1% mismatch) 
VAP VAP 22 
(4.24) 
11 VAl' (VApxl.05)-VAP (22xl.05)-22 =0.05 . (5% mismatch) 
VAP VAl' 22 
(4.25) 
I1VAp = (VApxl.l)-VAp = (22xl.l)-22 =0.1 (10% mismatch) 
VAl' VAl' 22 
(4.26) 
The theoretical values of S(nPNN) at 27°C are presented in Table 4.5 below. 
VA? Mismatch S(HPNH) (ppmN) 
1% 615 
5% 3076 
10% 6152 
Table 4.5 - Theoretical Values of 
S(nPNN) at 27°C for Various Degrees 
of Mismatch in V AP 
The maximum amount of Early voltage mismatch that can be tolerated, before the 
sensitivity of the HPNH circuit exceeds that of the best 'Bootstrap Bias' type circuit 
(i.e. BWCS+WCS), can be calculated via a rearrangement of (4.23). Thus: 
[ ( IW+llxRl)] (AVAp) S(8WCS+wcs Vr VAl' x 100 = VAP (in %) (4.27) 
Therefore, using previous values, the theoretical maximum value of Early voltage 
mismatch that can be tolerated is 4.1 %. 
The high performance circuit was re-simulated to take into account Early voltage 
mismatches. As before, the reference current Ix was set to 27°C by adjusting 
the value of RPTAT whilst Vce=5V. However, this time the Early voltage of Q7 is 
initially increased successively by 1%, then 5% and finally 10%. Table 5.6 shows the 
temperature coefficient of Ix at various values of Vee. 
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Vee TCrx (ppmfC) TCrx (ppmfC) TCrx (ppmfC) 
(V) (1 % VAP mismatch) (5% V AP mismatch) (10% V AP mismatch) 
3 3388 3398 3410 
5 3386 3391 3397 
10 3385 3383 3381 
Table 4.6 - Simulated Values of TCIX for Various Degrees of V AP Mismatch 
The results above indicate that the output current of the high performance circuit 
displays behaviour close to PT AT. However, as the Early voltage mismatches 
increase the temperature coefficient becomes increasingly sensitive to the power 
supply voltage. 
Table 4.7 shows the sensitivity of Ix to variations in power supply voltage (3V to 
10V). 
VApMismatch S(HPNN) (ppmlV) S(HPNN) (ppmlV) S(HPNN) (ppmlV) 
(%) (-40°C) (27°C) (85°C) 
1 653 614 594 
5 3057 2899 2770 
10 5782 5478 5248 
Table 4.7 - Simulated Values of TCIX with Various Degrees of V AP Mismatch 
As predicted by the theory above, the results clearly illustrate that as the Early 
voltages of Q6 and Q7 become increasingly mismatched, Ix becomes increasingly 
sensitive to variation in Vee. The simulated results show fair agreement with the 
theoretical values shown in Table 4.5, particularly for Vee:S 5V. In fact the calculated 
values err on the side of safety, a useful feature for engineering design equations! 
Figure 4.3 illustrates the measured sensitivity of Ix to changes in Vee for varying 
degrees of Early Voltage Mismatch. 
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Figur 4 Measured Sensitivity of Ix to Changes in Vee for Varying Degrees 
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From Figure 4.3 it is clear that the maximum amount of Early voltage mismatch, at 
27°C, that can be tolerated before the sensitivity of the HPNN circuit exceeds that of 
the best 'Bootstrap Bias' type circuit (Le. S(BWCS+VFCM) = 2289ppmlV), is 
approximately 3.8%. This shows fair agreement with the theoretical figure of 4.1% 
calculated previously. In addition, if the mismatch is kept below 3.4%, then, the 
measured sensitivity exceeds that of the BWCS+VFCM (with zero Early voltage 
mismatch) across the entire -40°C to 85°C temperature range. 
4.1.3 Circuit Performance Comparison 
Table 4.8 compares the performance of the best 'Bootstrap-Bias' type circuit 
(i.e. the BWCS+VFCM topology) and that of the 'Nauta and Nordholt' type of circuit, 
in terms of the simulated temperature coefficient of Ix. The table shows that, when 
the Early voltages are perfectly matched, both types of circuit offer performance close 
to PTAT. However, it is also clearly seen that both the basic and high performance 
Nauta and Nordholt circuits exhibit superior performance to that of the best 
'Bootstrap Bias' type circuit (i.e. the BWCS+VFCM topology). 
In addition, as long as the Early voltages of the current sources used in the HPNN 
circuit are mismatched by less than 10%, the HPNN demonstrates superior PT AT 
performance compared with the BWCS+VFCM. 
Vee TCl){ TC1x TCl){ TCl){ TCl){ TCl){ TCl){ 
CswcS+lIPUI) CsNN) (YPNN) (YPNN) (YPNN) (YPNN) 
(V) (ppmfC) (ppmfC) (ppmfC) (ppm/0C) (ppm/0C) (ppm/0C) (ppm/0C) 
(0%.1 V AP) (O%.1VAP) (O%.1VAP) (O%.1VAP) (l%.1VAP) (5%.1VAP) (lO%.1VAP) 
3 3332 3411 3378 3385 3388 3398 3410 
5 3332 3402 3378 3385 3386 3391 3397 
10 3332 3390 3377 3385 3385 3383 3381 
Table 4.8 -Temperature Coefficient Comparison of Ix for Each Circuit Topology 
4 -15 
Table 4.9 offers a comparison of the best 'Bootstrap-Bias' type circuit (i.e. the 
BWCS+VFCM topology) and that of the Nauta and Nordholt type of circuit in terms 
of the sensitivity of Ix to changes in Vee. 
Temp S(sWCS+VFCM) S(sNN) SCnPNN) SCnPNN) SCnPNN) SCnPNN) 
Cq (ppmlV) (ppmlV) (ppmlV) (ppmlV) (ppmlV) (ppmlV) 
(0% J VA}» (O%JVA}» (0% J VA}» (1% J VA}» (5%JVA}» (10% J VA}» 
-40 2504 645 22 653 3057 5782 
27 2289 634 17 614 2899 5478 
85 2118 625 19 594 2770 5248 
Table 5.9 - Measured Sensitivity of Ix to Variations in Power Supply 
Voltage (3V to IOV) for Each Circuit Topology 
The tabulated results above indicate that when the Early voltages are perfectly 
matched, the output current of both types of circuit is significantly insensitive to 
changes in the power supply voltage. However, it is clear that both the basic and high 
performance Nauta and Nordholt circuits exhibit superior performance to that. of the 
best 'Bootstap-Bias' type circuit (i.e. the BWCS+VFCM topology). Indeed, the 
output current of the HPNN circuit is almost completely insensitive to the power 
supply voltage! This means that the output current Ix remains very close to the design 
value over the entire (3 V-I oV) power supply voltage range. 
Furthermore, as long as the Early voltages of the current sources used in the HPNN 
circuit are mismatched by less than approximately 3.4%, the HPNN demonstrates 
superior performance compared with that of the WCS+VFCM. In summary, the 
HPNN achieves the best overall performance of all the PT AT generator circuits 
described in Chapter 4. The BNN circuit also offers very good performance and has 
the advantage of a lower headroom requirement. Thus the BNN may be useful in low 
voltage systems. 
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4.1.4 Start-Up Circuit Development 
Fundamentally, both of the previously described (Nauta and Nordholt) circuits 
for generating a PT AT current operate by ensuring that the input current is made to 
depend upon the output current. This concept is identical to that shown in Chapter 3 
except that, in this case, the relationship between lIN and lOUT is governed by the 
'Widlar type' current source and the use of identical current sQurces controlled via a 
loop amplifier. Following from the discussion in Chapter 3, precautions must be 
taken to ensure that the circuit does not operate in the zero-current condition (i.e. lIN = 
loUT = O)! 
Again, this zero-current state can be avoided by employing a 'start-up circuit' to 
ensure that some current always flows in the transistors of the PT AT reference circuit. 
However, the start-up circuit should not interfere with the normal operation of the 
PT AT reference circuit once the desired operating condition is reached. 
A similar start-up circuit to that described previously in Chapter 3, based on previous 
work by Hart and Barker [3], is adapted for use with the HPNN circuit. This is shown 
in Figure 4.4. This circuit, with minor alterations, is suitable for use with all of the 
previously mentioned PTAT current generator circuits described in this chapter. 
Circuit operation is as follows. 
RsrART2, Q12 and Q13 form a 'Bipolar Peaking Current Source' [4]. The purpose of 
which is to provide a small output current, ISTARTOUT, that is in the order of a few J.lA.. 
In this case Q12 and Q13 are assumed identical, therefore, ISTARTOUT is given by the 
equation: 
( rSTAR77NRSTART2) 
[STARTOUT = [START/Nt JIT (4.28) 
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Vee 
Qll Q8 Q9 
Rst rll 
Q6 Q7 
QI0 IDiode 
I!'Itar in Q4 Q5 
Rs 
ICQ14 IY IX 
Q14 
Figure 44 - tart- P Circuit Adapted For Use With The High Performance 
auta and ordholt PT AT Current Generator 
When the power upply (Vce) is switched on, iS7'ARTOUT charges the effective 
capacitance a ociated with the collector circuit of QJl until the emitter of the diode 
connected tran istor QJO becomes two junction drops below Vee. Conduction current 
now flow from the ba e of Q6 and Q7 (turning them on) through the diode QlO. 
Current can n \I flow, via the collectors of Q6 and Q7, into the bases of Q4 and Q5, 
thu , al 0 turning them on Thi, in tum, allows current flow in the remaining 
device , thu . tarting-up' the PTAT generator circuit and driving it into the desired 
condition of operation. 
Now, the teady ' on' current ofQu (lcQ14) flows from the base ofQJJ causing it to 
saturate, in tum, forcing Qw to become reverse biased. Thus, the diode formed by Q I0 
is now turned off di c nneeting the 'start-up circuit' from the PTAT current 
generator R, i ch . n to minirni e ICQ I4 in order to reduce the overall power 
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consumption. 
When the diode formed by QJ3 is turned offno current should flow through it. Thus, 
[DIODE o. This is proved via the simulation results shown in Table 4.10. 
Vee ISTARTDIODE (_40DC) ISTARTDIODE (27°C) ISTARTDIODE (85°C) 
(V) (PA) (pA) .(PA) 
3 -10.931 -9.483 -8.275 
5 -11.093 -9.604 -8.347 
10 -11.119 -9.782 -8.587 
Table 4.10 - Current Flow through QJO After the Desired Operating Point 
is Reached 
4.2 Summary 
Section 4.1 introduced an alternative method [1] of developing a rail supply 
insensitive PT AT current that was first proposed by Nauta and N ordholt. This 
method uses a loop amplifier with identical current sources to ensure that the input 
and output currents of a 'Widlar type' current source are equal. Two different 
implementations of this technique were analysed in Sections 4.1.1 and 4.1.2 to 
determine their sensitivity to changes in power supply and overall temperature 
performance. It was found that, in theory, both of the 'Nauta and Nordholt' (NN) 
type circuits offered higher degrees of insensitivity to changes in the power supply 
voltage than that obtainable from the best 'Bootstrap Bias' type circuit (i.e. the 
BWCS+VFCM) discussed in Chapter 3. However, the High Performance Nauta and 
Nordholt (HPNN) circuit provided the highest theoretical degree ofinsensitivity. 
The HPNN circuit was then investigated further to take into account Early voltage 
mismatches. This resulted in a degradation of the previously calculated power supply 
insensitivity. It was found that both implementations out-performed the 
BWCS+VFCM both in terms of power supply insensitivity and PTAT behaviour 
when the Early voltages were perfectly matched. Indeed, it was found that if the 
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Early voltages were mismatched by less than 3.4% then the HPNN still out-performed 
the WCS+VFCM with perfectly matched Early voltages! 
Finally, Section 4.1.4 discussed the need for a start-up circuit in order to ensure that 
the NN type of circuit is driven out of the undesired operating condition lIN = lOUT = O. 
One such circuit is presented that, with minor alterations, is suitable for use with all of 
the previously mentioned PTAT current generator circuits described in this chapter. 
In summary, both circuits discussed in this chapter offer considerable performance 
advantages over all of the 'Bootstrap Bias' circuits discussed in Chapter 3. The 
HPNN topology offers the highest degree of insensitivity to changes in power supply 
but that is at the expense of increased circuit complexity and a headroom requirement 
that is one junction drop higher than that of the BNN topology. Therefore, it is left to 
the designer to weigh-up these pros and cons and choose the appropriate topology for 
the desired application. 
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It is desirable to bias bipolar amplifiers with a collector current is PTAT in order 
to minimise variation in voltage gain, that would normally arise, with change in 
temperature. Previously Chapters 3 and 4 discussed a variety ofPTAT current 
generator circuits. However, bipolar amplifiers often require a collector current that 
has a value of several mA in order to produce significant voltage gain and maintain 
sufficient linearity. Unfortunately, PTAT current generator circuits are usually used 
to develop currents that are in the pA range because it can be problematic to produce 
accurate rnA level currents. The reasoning behind this is threefold. Firstly, there can 
be difficulty in fabricating on-chip close tolerance resistors of low ohmic value 
«1000). However, this could be overcome by using an off-chip resistor. Secondly, 
by referring to (5.1) and Table 5.1, it is clearly seen that the output current ofa PTAT 
current generator becomes less accurate at large (mA level) currents. This is because 
the measured values of P decrease as the transistor collector current increases due to 
the effect of high-level injection [1]. 
/3 Vr lout = ---loAm 
/3+1 Rl 
VCH(V) Ie P 
5 10pA 188.754 
5 50pA 184.335 
5 lOOpA 181.104 
5 500pA 163.783 
5 lmA 147.479 
5 2mA 123.054 
5 3mA 105.329 
Table 5.1 - Measured Values of 
P at Varying Collector Currents 
(T=27°C, 
(5.1) 
Thirdly and more importantly, developing large 
PTAT currents directly from a reference circuit 
before mirroring them to bias an amplifier is 
hugely wasteful in terms of power consumption. 
Clearly, there is a need for some form of current 
converter / amplifier that can scale-up a 
reference current, accurately, and without 
introducing any significant additional 
temperature coefficient. 
Thus, Chapter 5 begins with a brief discussion of several classical approaches to 
provide current conversion / amplification whilst highlighting their associated 
disadvantages. Finally culminating in the development and presentation of a novel 
current controlled current source providing temperature independent current gain. 
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5.1 Traditional VCCS Techniques 
Large output currents can be achieved via a Voltage Controlled Current Source 
(VCCS) [2], at 0 known as a Voltage to Current (V-I) Converter or transconductance 
amplifier. The input or control voltage could be taken directly from the PTAT circuit. 
Alternatively, a PT AT CUff nt could be mirrored from the PTAT generator and fed 
into a resistor to create a controVinput PTAT voltage. A common form ofVCCS is 
shown in Figure 5. 1. Thi circuit employs an Operational Amplifier (OA) with Ql as 
a feedback element or load. All three terminals of Ql are uncommitted to any 
particular potential, therefore, this circuit is said to be a 'floating load' VCCS. In this 
case the output current i given by the well-known equation: 
V,It 
JOUI--
Rr 
Vin 
lou t 
01 
I lout - Vin I Rl I R1 
Figure 5.1 - A 
Load' V 
' Floating 
ing an 
(5.2) 
The circuit of Figure 5.1 has the advantage 
that QJ could also form the input stage of a 
LNA. However, the emitter ofQJ is not 
grounded which could present problems in 
designing the matching network especially if 
inductive degeneration is desired. 
Furthermore, the minimum allowable voltage 
at the collector of Ql is given by: 
/I';" = Vrn + VBEI (5.3) 
If a ca code tage were added the minimum voltage requirement will increase to: 
Vm = I 'm- 2188 (5.4) 
Obviou ly, if 1'1/1 j large th n thi circuit may require a large power supply voltage in 
order to op rate atisfact ril . 
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Figure 5.2 shows two 'grounded load' VCCS circuits proposed by Howland [3,4]. 
Figure 5.2 - (a) Howland VCCS (b) Improved Howland VCCS 
The basic circuit, shown in Figure 5.2(a), utilises an OA with a combination of both 
positive and negative feedback. This results in a high output resistance as required for 
true current source behaviour. As in the previous circuit, the output current is given 
by (5.2) when RJ=RJ. However, the Howland circuit can be very inefficient as, under 
certain conditions, the overall current consumption will be very high compared with 
the total output current obtained [4]. 
In order to overcome this, Howland introduced an improved current source as shown 
in Figure 5.2(b) [4]. However, in both circuits, a precisely matched resistor network 
is essential for the circuit to function properly. Mismatches mean that a very high 
output resistance cannot be guaranteed, and the Howland circuit may become 
unstable. Alternatively, VCCS circuits can be constructed from Current Conveyors 
Figure 5.3 - Basic VCCS using a Current 
Conveyor 
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(CCs) [5], an example of which is 
shown below in Figure 5.3. 
However, one key disadvantage 
of all VCCS designs is that the 
temperature coefficient of the 
VCCS will be inversely related to 
the temperature coefficient of RJ. 
If RJ is to be integrated, this 
places a stringent requirement on production of a resistor with an extremely low 
temperature coefficient. 
5.2 Traditional CCCS Techniques 
An alternative approach in realising large output currents, which offers some 
advantage in remo ing the requirement of a very low temperature coefficient 
resistor, is to take a low amplitude precise reference current and scale it directly using 
a Current Controlled Current ource (CCCS) [6] to generate the required higher level 
of current output. One of the simplest CCCS designs commonly used in integrated 
circuit i the current-mirror [7]. However, in order to achieve large current gain 
ratios the current-mirror must be constructed from devices with equally large emitter 
area Thi i often undesirable, particularly in terms of required chip area. In 
addition, current mirror do not exhibit inherently low temperature coefficients 
without the u e of ignificant emitter degeneration, which in tum can prevent low 
voltage operati n. Two c mmon CCCS designs are shown below in Figure 5.4. 
lin 
lout lin 
Rl 
R2 Rl 
IIOU - -Iln.R2 I Rl 
(a) 
x 
CCIT- Z 
Y 
lout 
Ilout = - lin . R2 / Rl 
(b) 
Figure 5 4 - wo comm n CCCS designs using (a) an Operational Amplifier (b) a 
Current Conveyor 
The circuit of Figure 5 4(a) uses an OA and is similar to the Howland VCCS design in 
that it emplo a c mbination of both positive and negative feedback. Figure 5.4(b) 
illustrate a b cd . It hould be noted that as long as the temperature 
coefficient of R/ and R2 in either de ign are matched then both CCCS circuits are 
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inherently temperature independent, and hence of the two approaches, VCCS or 
CCCS, the latter appears to be more attractive. 
5.3 A Novel CCCS Technique 
Regardless of which approach is adopted, the designer must first develop an 
integrated OA or CC. If designing from scratch this represents a non-trivial task. In 
industry, standard circuit blocks may be available that will function adequately. 
However, this method often results in an overly elaborate circuit with a comparatively 
high component count. This in turn, may waste valuable chip area and result in a 
circuit that typically is not able to operate at low supply voltages. Clearly there is a 
need for an alternative fonn of CCCS that offers accurate perfonnance without 
relying on an OA or CC. 
5.3.1 Basic Concept of the Novel CCCS 
The basic concept behind the development of the novel CCCS designs 
detailed in subsequent sections of this chapter is shown overleaf in Figure 5.5. 
Circuit operation is as follows. Q}, Q2 and associated resistors RJ and R2 fonn a 
Voltage Balancing Stage (VBS). This is so called because if two or more well-
matched transistors, operating at the same collector-base voltage, are constrained by 
some means (e.g. a negative feedback loop), to pass identical collector currents then 
their emitter currents and base-emitter voltages are, respectively, equal or 'balanced'. 
For simplicity, assume that Ir is negligible and Pp» 1. Now, since the bases of QI 
and Q1 have a common potential, it follows that the potential difference across the 
resistor RI is equal to the potential difference across resistor R2. 
The potential difference across RI is given by: 
VI =/oRI (5.5) 
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While the potential difference across & is given by: 
1(11 
1 
1 
1 VBh:! 
\' ollag Balancing 
tage (VBS) 
I 
Ir: 
vee 
I 
Negative 
Feedback 
lout 
Figure 5 5 Basic oncept Behind the Novel CCCS Technique 
Equating (5 5) and 5 6) gi e the relationship between 1 and 10, namely: 
Since}y i negligibl it fI Bow that: 
Therefore, the current gain, A.', of thi circuit is given by: 
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(5.6) 
(5.7) 
(5.8) 
AT = l out 
10 R: 
(5 .9) 
From the result above, it can be easily seen that this novel CCCS configuration 
provide relatively low component count and an output current that is defined by a 
simple re istor ratio. Providing that the temperature coefficients of RJ and R2 are 
matched then thi circuit is inherently temperature independent. 
5.3.2 A Basic Implementation of the Novel CCCS 
The basic form of the novel CCCS is shown in Figure 5.6. In this case, the 
VBS consist ofa Buffered Current Mirror (BCM) formed by QJ, Q2, Q3 and 
vee 
IL 
Q7 QS 
VBies 
Q4 
Q5 Q6 
10 10 
Figur 6 Basic Implementation of the Proposed Novel CCCS 
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associated resistors RI, R1. Here a feedback loop, formed by Q4, Q5 and Q7, forces the 
collector current ofQ1 to be equal to that ofQ}. 
Circuit operation is as follows. The base current of the emitter follower Q3 is much 
smaller than 10. Similarly, the base current of the emitter follower Q4 is also very 
small compared with 10. Therefore, the collector currents ofQI and Q2 are effectively 
equal to 10. 
Since the collector currents of QI and Q2 are equal. This in turn means that their 
emitter base voltages, VIiSI and VIiS] respectively, are also equal, as are their emitter 
currents. Since the bases ofQI and Q2 have a common potential, it follows that the 
potential difference across the resistor RI is equal to the potential difference across 
resistor &. Thus by following an identical procedure as that in the previous section, 
but this time taking into account finite values of Pp, it can be shown that: 
/tP+l R2 
(5.10) 
The currcnt, I, is copied to the collector of Q8 via an arrangement that is reminiscent 
of a cascode current mirror. Now, since Q6 and Q8 form a casco de configuration it is 
possible to use these devices as an LNA. If this were the case, Q6 and Qa would be 
optimally sized, as shown in chapter 2, in order to obtain the minimum noise figure. 
Therefore, if Q6 and Q8 had emitter areas that were' N times' greater than those of Q5 
and Q7 respectively. this circuit can boost the current gain by a factor of N. Thus it 
can be shown that: 
AI= "lfr+1 R2 (5.11) 
A full schcmatic of the simulated CCCS is shown in Figure 5.7. The purpose of the 
current sink, IJ. and additional transistors Qu, Q15. Q26 and Q27 is to create appropriate 
bias conditions for Q11 and Q1). Initially II. /z and h were set give a constant 
across the entire -40·C to 8S·C temperature range. Assuming Pp» 1, the values for 
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Vee 
Rl 
2.21( 
1\ 12 
DC -
IW lL 
Q21 
Q19 
Q20 
Figure 5 7 - Full Schematic ofthe Novel CCCS (Basic Implementation) Used for 
Simulation Tests 
R/, R2 and N were chosen to be 2.2KQ, 200Q and 5 respectively in order to give an 
overall current gain of 50 and an output current equal to 2.SmA . Table S.2 shows the 
temperature performance of significant currents with varying power supply values. 
Vee [ r I r T) -4O·C 27"C 85°C TC(IHI) TC(IL) 
(V) (vA) l",(vA) h(mA) Iw(vA) h(mA) Iw(JIA) h(mA) (ppmrC) (ppmrC) 
3 50 502 288 2.511 503.922 2.520 506.445 2.532 66 67 
4 50 509.666 2.548 512.747 2 .564 516.361 2.582 104 106 
5 50 516.543 2.583 521.008 2.605 525 .677 2.628 140 138 
6.5 50 526.052 2.630 532.488 2 .662 538.673 2.693 190 189 
10 50 545.273 2 .726 555.880 2.779 565.317 2.827 288 290 
Table 5.2 - Temperature Performance of Significant Currents at Various Values of 
Power Supply Voltage (Basic Implementation) 
From Table 52 it is clearly seen thatlw and It are dependent on both temperature and 
Vcc. The input currents, 11 and h both have a temperature coefficient of zero. 
However, 1'1 exhibits an additional temperature coefficient that is between 66 ppm/°C 
and 28 ppml° aero s the 3V to 1 OV power supply range. It also exhibits an 
additional temperature coefficient but this differs from that of Iw by no greater than 
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±2 ppml°C. From this observation it is fair to say that the VBS, consisting of a BCM 
formed by Q J, Q 2, Q 1 and associated resistors RJ and R2, is responsible for the 
majority of the additional temperature coefficient seen in the output current. 
Table 5.3 hows the simulated current gains attributed to the VBS, namely fw / hand 
the output stage, namely It / fw. The overall current gain of the CCCS, h / h is 
shown in Figure 5 8 
r ('(: 1,.,11) 1",1 I, 1,.,11, Itvl II hi I,., hi I,., hi I", ILl I,., 
(V) (Ideal) (-40"C) (2TC) (85°C) (Ideal) (-40°C) (27°C) (85°C) 
3 10 10.046 10.078 10.129 5 4.999 5.001 5.000 
4 \0 10. 193 10.255 10.327 5 4.999 5.001 5.000 
5 10 10.331 10.420 10.514 5 5.001 5.000 4 .999 
6.5 10 10.521 10.650 10.73 5 5.000 4 .999 4.999 
10 to to. 90S 11 176 11.306 5 5.001 4 .999 5.001 
Table 5.3 - Simulated Current Gains Attributed to the VBS and the 
Output Stage of the Novel CCCS (Basic Implementation) 
r.-- -L-+-LIl1 (ldeaQ 
57 
56 
55 
54 
«- 53 
52 
51 
50 
49 
3 4 
1LI11 (-40 Deg C) IUl1 C) IUI1 (85 Deg C) I 
5 6 7 8 9 10 
Vee (V) 
Figure 5.8 Overall Current Gain with Temperature at Various 
Value of Power upply Voltage (Basic Implementation) 
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Table 5.3 indicates that the current gain of the output stage is virtually power supply 
and temperature independent and, therefore, remains extremely close to the ideal 
design value. Clearly, the current gain of the VBS is particularly sensitive to the 
power supply voltage. As is the overall current gain illustrated in Figure 5.8. 
Temperature S(nJ) S(1l.) 
rq (ppmlV) (ppmlV) 
-40 11673 11678 
27 13939 13899 
85 15613 15649 
Table 5.4 - Sensitivity of lw and h to 
Changes in Power Supply Voltage 
(Basic Implementation) 
The sensitivity of lw and h to changes in 
power supply voltage is shown in Table 
5.4. Since the sensitivity of his 
virtually identical to that of I w, it seems 
reasonable that the overall sensitivity of 
the entire CCCS is defined by the VBS. 
Thus, if the VB S were improved, by 
replacing the BCM with a 'high quality' 
current mirror such as the VFCM defined in Chapter 3, then the current gain, 
sensitivity to power supply voltage and temperature coefficient of the entire novel 
CCCS would also improve. 
5.3.3 An Intermediate Implementation of the Novel 
CCCS 
A full schematic of an intermediate form of the novel CCCS is shown in 
Figure 5.9. In this case, the VBS consists ofa VFCM formed by Ql, Q2, Q3, Q4, Q5 
and associated resistors R1, R1. Here a feedback loop, formed by Q19, Q20 and Q21, 
forces the collector current of Qj to be equal to that of Q4. As before, the purpose of 
the current sink, h, and additional transistors Q14, Q25, Q26 and Q27 is to create 
appropriate bias conditions for Q21 and Q23. 
By following an identical procedure as that for the basic implementation, it can be 
demonstrated that the overall current gain is given by: 
(5.12) 
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2.1. 
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I V IL 
\121 
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Figure 5.9 Full chematic of the Novel CCCS (Intermediate Implementation) 
As before, h 12 and h were set to give a constant 501lA across the entire -40°C to 
85 ·C temperature range. The values for RJ) R2 and Nwere chosen to be 2.2KD, 200Q 
and 5 re pecti ely in order to give an overall current gain of 50 and an output current 
equal to 2.5mA 
Table 5.5 how the temperature performance of significant currents with varying 
power supply values. 
J' cc I F 1:;=IJ -40'C 27·C 85·C TC(lW) TC(IL) 
(V) J,. (J1A) h(mA) I,., (I'A) h(mA) IN' (J1A) IL(mA) (ppmfC) (ppmfC) 
:\ 50 496001 2.480 498.892 2.495 499.338 2.497 53.5 54.5 
4 50 499589 2.498 500.019 2.500 500.388 2.502 12.0 12.8 
5 SO 500640 2.503 501.002 2.505 501.312 2.507 10.7 12.8 
65 50 SO l 975 2.510 502.263 2.511 502.506 2.513 8.5 9.6 
10 50 504309 2.522 504 .500 2.523 504.650 2.523 5.4 3.2 
Table 5 5 - mp rature Performance of Significant Currents at Various Values of 
Power upp\y Voltage (Intermediate Implementation) 
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From Table 5.5 it is clearly seen that Iwand h are still dependent on both temperature 
and Vee. albeit to a much lesser extent than that of the basic implementation. In this 
case, Iw exhibits an additional temperature coefficient that is between 53.5 ppmte 
and 5.4 ppmtC across the 3V to 10V power supply range. h also exhibits an 
additional temperature coefficient but this differs from that of I w by no greater than 
±2.1 ppmtC. Again from this observation it is fair to say that the VBS, consisting of 
a VFCM formed by QJ. Ql. QJ, Q4, Q5 and associated resistors RJ and R2, is 
responsible for the majority of the additional temperature coefficient seen in the 
output current. 
Table 5.6 shows the simulated current gains attributed to the VBS, namely Iwl 1/, and 
the output stage. namely h Ilw. The overall current gain of the cecs, h I h, is 
shown in Figure 5.10. 
fer 1.·/1, 1.·/1, Iw/I, Iwll, I,.llw I,.llw I,. I Iw I,.11w 
M (Id"al) (-.crq (lrq (8S"q (Ideal) (-40oq (2rq (8soq 
3 10 9.920 9.978 9.987 5 5.000 5.001 5.001 
4 10 9.992 10.{XIO 10.008 5 5.000 5.000 5.000 
5 10 10.013 10.020 10.026 5 5.000 5.000 5.001 
6.5 10 10.040 10.045 10.050 5 5.000 4.999 5.001 
10 10 10.086 10.090 10.093 5 5.001 5.001 5.000 
Table 5.6 - Simulated Current Gains Attributed to the VBS and the 
Output Stage of the Novel CCCS (Intermediate Implementation) 
Table 5.6 indicates that the current gain of the output stage is virtually power supply 
and temperature independent and. therefore, remains extremely close to the ideal 
design value. In this case, the current gain of the VBS is greatly improved (i.e. Iw I 1/ 
is much closer to ideal) over the entire 3V to lOV power supply voltage range 
compared to that of the basic implementation. This in tum means that I wand h are 
much less sensitive to the power supply voltage. Therefore, the overall current gain 
of the eees now remains much closer to the design value as illustrated in Figure 
5.10. 
The simulated sensitivity of Iw and h to changes in power supply voltage is shown in 
Table 5.7. 
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-+-IUl1 (Ideal) -e-Basic 1U11 (-40 IRg C) -st!r- Basic IUl1 (27 Deg C) 
-M- Basic L111 (85 Deg C) IUI1 (-40 Deg C) -e-hter IUl1 (27 Deg C) 
Inter lun (85 Deg C) 
3 4 5 6 7 8 9 10 
Vee (VI 
Figure 5.10 - Overall Current Gain (Intermediate Implementation) with 
Temperature at Various Values of Power Supply Voltage Compared Against 
Previous Results (Basic Implementation) 
Temperature S(/U' S(lL) 
r ) (ppmN) (ppm/V) 
-40 2364 2390 
- 27 1595 1593 
85 1510 1478 
'--
Table 5 7 - en itivity of 111' and h to 
Change in Power upply Voltage 
(lnterm diat Implementation) 
It is noted that the sensitivity of both 1 w 
and h is significantly worse at -40·C 
than at any other temperature. This is 
due to the fact that when the power 
supply is reduced to 3V at -40·C the 
circuit is nearing saturation. Thus, this 
circuit should be operated under the 
condition Vee> 3V if accurate circuit 
operation down to -40·C is required. 
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So far, in order to isolate the performance attributed directly to the Intermediate 
circuit, the simulation tests have used ideal current sources. However, the next stage 
is to connect this circuit to the best performing PT AT current generator found in 
Chapter 4 (i.e. the IIPNN circuit). This is required to determine the overall 
performance of the complete rnA level PTAT current generator circuit. The complete 
schematic, including the HPNN PTAT current generator, Start-Up circuit and novel 
CCCS (Intermediate implementation), is illustrated in Figure 5.11. 
The operation of each individual circuit block is identical to that described previously. 
In this case,lx was set equal to 50lJA, at 27"C when Vee = 5V, by trimming RPTAT• 
The overall current gain of the circuit is given by: 
AI = IL =1\{Rl_l) 
Ix Rx 
(5.13) 
The values for Rl, Rx and N were chosen to be 2.2KQ, 200Q and 5 respectively in 
order to give an overall current gain of 50 and an output current equal to 2.5mA. 
Table 5.8 shows the temperature performance of significant currents with varying 
power supply values. 
Vee Ix -Nrc 27·C 85°C TC(lJll) TC(lL) 
(V) (pA) I ... (pA) h(mA) 1 ... (pA) h(mA) Iw("A) h(mA) (ppmrq (ppmrq 
3 49.998 386.620 1.933 500.645 2.503 600.111 3.001 3411 3414 
4 49.999 387.743 1.939 501.830 2.509 601.393 3.007 3406 3405 
S 50 3118.619 1.943 502.873 2.514 602.533 3.013 3403 3405 
6.5 50.002 389.747 1.949 504.207 2.521 603.995 3.020 3399 3399 
10 50.004 391.729 1.959 506.561 2.533 606.636 3.033 3394 3392 
Table 5.8 - Temperature Performance of Significant Currents at Various Values of 
Power Supply Voltage (Complete Intermediate rnA Level PTAT Generator Circuit) 
As expected, Table 5.8 clearly illustrates that lw and h exhibit close to PTAT 
behaviour. Thus, the temperature coefficients are close to the ideal figure of 
3332ppmtC defined in Chapter 3. 
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Figure 5 11 - Complete Schematic of a mA Level PTAT Current Generator Formed yia the Interconnection of the PTAT 
Current Generator (with associated Start-Up circuit) and the Novel CCCS (Intermediate Implementation) 
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In addition, the output current remains close to the desired value of2.5mA over the 
3V-I0V voltage range. 
Table 5.9 shows the simulated current gains of two stages of the novel CCCS 
(intermediate implementation). Iwl Ix, is attributed to the VBS and h I Iwis attributed 
to the output stage. 
Vee 1 .. 1 Ix 1 .. 1 Ix 1 .. 1 Ix 1 .. 1 Ix hI I", hI I", hI I", hI I", 
M (Ideal) (-4O·q (lTq (8S"C) (Ideal) (-40oq (27°q (8soq 
3 10 9.993 10.013 10.028 5 5.000 5.000 5.000 
4 10 10.022 10.037 10.049 5 5.000 5.000 5.000 
S 10 10.044 10.057 10.068 5 5.000 5.000 5.000 
6.5 10 10.073 10.084 10.092 5 5.000 5.000 5.000 
10 10 10.124 10.130 10.136 5 5.000 5.000 5.000 
Table 5.9 - Simulated Current Gains Attributed to the VBS and the 
Output Stage of the Novel CCCS (Intermediate Implementation) 
The results indicate that the current gain of the output stage is virtually power supply 
and temperature independent and, therefore, remains equal to the ideal design value. 
In this case, the current gain of the VBS (i.e. Iw I Ix) is close to ideal over the entire 
3V to lOY power supply voltage range. 
:The overall current gain of the complete mA level PTAT generator circuit, h I Ix, is 
shown in Figure S.12. The results indicate that the overall gain coheres closely to the 
ideal figure of 50, across both the 3Y to 10V voltage range and -40°C to +85°C 
temperature range. However, as the temperature increases the observed gain deviates 
further from the ideal. The same can be said for an increase in Vee. 
The sensitivities of Ix,lw, h and AI to variations in Vee are shown in Table 5.10. The 
sensitivity of A/varies between 1859 ppm/V and 1529 ppm/V (0.1859 %N - 0.1529 
%N) across the -40°C to +85°C temperature range. As expected, from discussions in 
Chapter 4, the observed sensitivity of Ix is very low due to the use ofthe HPNN 
circuit. 
5 - 18 
c( 
507 
50.6 
50.5 
50.4 
50.3 
502 
50.1 
50 
49.9 
3 
.. . 
1 
1 
4 5 
t-
+ 
+ 
r 
I 
I 
t 
:- ._- ...... -: ... --.-
..... ... ·······i-·-· .. .... ····--i··-----
+ .-
t··· ··r 
-j - i -t. j_ ......... _+ ... _--_ .. +. _ .. -i. __ •... 
-t' 
i T ;-i- - t . ....... _; .. -. t" . -_ .... + . .+. 
j" --j- -
t "1---;-- f. ····f j : 
I .J ... . ___ ,-. ·1··· . I· ;. 
I,·. : t·-t-j----t---r-j---__ -+_ - •. _+ - --····1 '-1-
-\.- t- -t ---t -+ - '1 -j r --1 .. 
t +- -f-
6 7 8 9 10 
v CC (V) 
I • IUIX (-40 Oeg C) -tl- IUIX (27 Oeg C) IUIX (85 Oeg C) I -------------------
Figure 5 12 Overall Current Gain of the Complete mA Level PTAT 
Generator Circuit 
Temperatur S(H) S(/W) S(IL) S(Al) 
r ) (ppmN) (ppmlV) (ppmN) (ppmlV) 
-40 18 1873 1906 1859 
27 l7 1676 1700 1658 
I---
5 21 1543 1514 1529 
'---
abl n itivit of Ix, I w, h and AJ to Variations in Vee 
mplete Intermediate PT AT Current Generator) 
5 - 19 
The sensitivit of Iii and h ranges between 1873 ppm/V and 1543 ppm/V (0.1873 
%N - 0.1543 ero and 1906 ppm/V to 1514 ppm/V (0.1906 %N - 0.1514 %N), 
respectively, aero the -40°C to +85°C temperature range. Clearly, Iw and h are 
much more en itive to variations in Vee than Ix which, in tum, causes Al to become 
similarly en itive to ce. 
The en itivitie of lw, h and AI are all directly attributable to the design of the 'novel 
CCC ' part of the circuit. Thus, if the' novel CCCS' could be improved then I w, h 
and AI would become Ie s sensitive to variations in Vee. In any case, the measured 
value are tiU very mall 0 it can be said that the overall circuit is still highly 
in en itive to variation in ee, both, in terms ofthe output current and overall current 
gam. 
Figure 5 13 plot the imulated temperature coefficient of the overall current gain 
(Teu) Thi i equivalent to the total additional temperature coefficient introduced 
into Jr , by the ' novel " as a result of amplifying Ix. Thus, TCAl should ideally 
be equal to zero. 
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From Figure 5.13 it is seen that the Intermediate form of the novel CCCS introduces 
an additional temperature coefficient of between 28 ppmfC and 9 ppml°C across the 
3 V to 10V voltage range. These values are very small and exhibit close proximity to 
the ideal figure. Thus, it can be said that the current gain of the overall circuit is 
highly temperature insensitive. 
Finally, the overall power consumption of the circuit is tabulated below in Table 5.11. 
Vee Total Power Consumption (mJf) 
(V) -40"C 27°C 85°C 
3 8.165 10.532 12.596 
5 13.976 17.934 21.329 
10 29.813 37.774 44.720 
Table 5.11 - Total Power Consumption (Complete 
Intermediate PI AT Current Generator) 
5.3.4 An Advanced Implementation of a Complete 
rnA Level PTA T Current Generator 
As previously discussed, the 'Intermediate implementation' of the 
complete PT AT current generator offers good performance. However, it suffers from 
a high component count (41 transistors and 6 resistors). This results in a circuit that is 
fairly elaborate and comparable in size to that of the OA based circuits that this thesis 
originally set out to avoid and improve upon. 
Figure 5.14 illustrates a full schematic of an Advanced mA Level PT AT Generator 
Circuit including 'Start-Up' circuit. In this case, the 'novel CCCS' is integrated 
directly into the BNN PT AT generator discussed in Chapter 4. This results in a more 
elegant and simplified circuit with a reduced component count (33 transistors and 8 
resistors). 
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Figure 5 14 - Full Schematic of a mA Level PTAT Current Generator (Advanced Implementation) Formed b) 
Integrating the BNN PTAT Current Generator (,-vith associated Start-Up circuit) and the Novel CCCS 
N 
N 
on 
The operation of each individual circuit block is identical to that described previously. 
The overall current gain of the circuit, provided the condition R2 = R3 = R4 is met, is 
given by: 
AI = IL =N(R2 -1) 
Ix Rx 
(S.14) 
Note, the above equation is identical to that of the previous Intermediate circuit 
(S.13). 
In this case, Ix was set equal to 50lJ.A, at 27"C when Vee = SV, by trimming RPTAT. 
The values for R], Rx and N were chosen to be 2.2KQ, 200Q and S respectively in 
order to give an overall current gain of SO and an output current equal to 2.5mA. 
Table 5.12 shows the temperature performance of significant currents with varying 
power supply values. 
Vee Ix -40'C 27"C SS"C TCIIW) TCIIL) 
(V) (pA) I., (pA) h(mA) 1.,(pA) h(mA) Iw(pA) IL(mA) (ppmrq (ppmrq 
3 49.966 385.955 1.930 499.242 2.496 597.998 2.990 3398 3397 
4 49.983 386.084 1.930 499.347 2.497 598.068 2.990 3396 3396 
5 50.000 386.198 1.931 499.442 2.497 598.132 2.991 3395 3396 
6.5 50.023 386.267 1.931 499.567 2.498 598.219 2.991 3394 3395 
10 50.067 386.619 1.933 499.802 2.499 598.390 2.992 3390 3390 
Table 5.12 - Temperature Performance of Significant Currents at Various Values of 
Power Supply Voltage (Complete Advanced mA Level PTAT Generator Circuit) 
As expected, Table 5.12 clearly illustrates that Iw and h exhibit behaviour close to 
PT AT. In fact, the temperature coefficients are significantly closer to the ideal figure 
of3332ppmtC, defined in Chapter 3, than those associated with the previous 
Intermediate circuit. Also, at first glance Iw and h appear to be significantly less 
sensitive to changes in Jce compared with the Intermediate circuit. This will be 
confirmed later. In addition, the output current remains very close to the design value 
(i.e. within 4,uA) of2.5mA over the entire 3V to lOV voltage range. 
S - 23 
Table 5.13 shows the simulated current gains of two stages of the Advanced PTAT 
current generator. Iwllx, is attributed to the VBS and h Ilwis attributed to the output 
stage. 
J-a- Iwl Ix I,." Ix IIIYI Ix IIIYI Ix ILl IllY hI IllY hIllY hIllY 
(V) (Ideal) ("O·C) (lrC) (8S°C) (Ideal) (-40°C) (2rq (8soq 
3 10 9.966 9.992 10.013 5 5.000 5.000 5.000 
4 10 9.965 9.990 10.ot 1 5 5.000 5.000 5.000 
5 10 9.965 9.989 10.009 5 5.000 5.000 5.000 
6.5 10 9.962 9.987 10.006 5 5.000 5.000 5.000 
10 10 9.962 9.983 10.000 5 5.000 5.000 5.000 
Table 5.13 - Simulated Current Gains Attributed to the VBS and 
the Output Stage of the Advanced Circuit 
The results indicate that the current gain of the output stage is virtually power supply 
and temperature independent and, therefore, remains equal to the ideal design value. 
In this case, the current gain of the VBS (i.e. Iw I II) is even closer to ideal over the 
entire 3V to 10V power supply voltage range than that of the Intermediate circuit. 
The overall current gain of the complete Advanced mA level PTAT generator circuit, 
h 11/, is shown in Figure 5.15. The results indicate that the overall gain coheres 
closely to the ideal figure of 50, across both the 3V to 10V voltage range and -40°C to 
+85°C temperatur.e range. If Figure 5.15 is compared with Figure 5.12, it can be seen 
that the overall gain of the advanced circuit demonstrates much closer agreement with 
the ideal design value of 50 than that of the previous intermediate circuit. 
The sensitivities of Ix, I w, h and AI to variations in Vee are shown in Table 5.14. The 
sensitivity of AI varies between -54 ppm/V and -186 ppm/V (-0.0054 %N and-
0.0186o/oIV) across the -40°C to +85°C temperature range. These results indicate that 
the current gain is much less sensitive to changes in Vee compared with that of 
previous circuits. The observed sensitivity of Ix is greater than that of the 
Intermediate circuit, due to the use of the BNN configuration, however, the output 
current (h) is significantly less sensitive to changes in Vee than that of any previous 
circuit. 
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<igure 16 di pIa the additional temperature coefficient that is introduced into has 
a r 'ult amplif tng Ix. If Figure 5.16 is compared to Figure 5.13, it appears at first 
glance that th d\an ed circuit offers poorer performance, than that of the 
Interm dlat Ir Ult, in t rm of the magnitude of the additional temperature 
coefficient. 
How cr, 
I[ and I II) ar SI 
Chapter , than tho e 
ha e already shown that "the temperature coefficients (of 
do er to the ideal figure of 3332ppmrC, defined in 
iated with the previous Intermediate circuit". This can be 
cJear! een b mparing Table 5 12 with Table 5.8. Thus, TCrx of the Advanced 
circuit mu t b "mall r than 'it ' L\ of the Intermediate circuit. This is expected because 
th tnt rmediate ir uit emplo the HPNN PTAT current generator whereas the 
Ad anc d cir uit utih e the B PT T current generator and Chapter 4 (Tables 4.1 
and 4. ) ha alrend "h, n that TI 'II.: i superior for the BNN configuration. 
Table 4) 1) c mp (I;: th t'mp rature coefficient of the original BNN circuit 
(de cn d tn h, pte 4 at vari u values of Vee with that of the BNN used in the 
dvanccd ClfCllll. 
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Vee TCll( TCIX 
(V) (ppntrC) (ppntrC) 
(Original BNN) (Advanced Circuit) . 
3 3378 3361 
6.5 3377 3360 
10 3377 3360 
Table 5.1S - Comparison of TCIX Attributed to the Original 
BNN Circuit Discussed in Chapter 4 and the BNN Used in the 
Advanced Circuit 
From Table 5.15 it is easily seen that the temperature coefficient of Ix attributed to the 
BNN used in the Advanced circuit is superior to that of the original BNN discussed in 
Chapter 4. However, if the schematic diagrams of each circuit (Figure 5.14 and 
Figure 5.1) are compared then it seems that there are only two discemable differences. 
Firstly, three additional currents are mirrored from the BNN in the case ofthe 
Advanced circuit. However, this should not affect the overall value of TCIX as a unity 
current transfer ratio (lyllx) is still ensured via the loop amplifier. Secondly, the 
current sources Qu, QIl and QIJ of the BNN used in the Advanced circuit have 
significant resistive emitter degeneration as a result of combining the BNN PTAT 
current generator and novel CCCS stages. Thus, it is apparent that the emitter 
degeneration has the effect of reducing TCIX so that it becomes closer to the ideal 
value. This, in turn, leads to improvement in the output current temperature 
coefficient (TelL). 
Finally, the 
overall power 
consumption of 
the circuit is 
tabulated in Table 
5.16. 
Vee Total Power Consumption (mW) 
(V) -40°C 27°C 85°C 
3 7.931 10.216 12.206 
5 13.528 17.341 20.666 
10 28.738 36.364 43.011 
Table 5.16 - Total Power Consumption (Complete Advanced 
PTAT Current Generator) 
5 -27 
5.3.5 An Advanced Implementation of a Complete 
rnA Level PT AT Current Generator with 
Reduced Resistor Count 
The Advanced form of the mA level PT AT current generator offers many 
benefits in terms of improved performance and reduced component count over 
previous circuits. However, it suffers from one major drawback. Namely, it requires 
four resistors to form the novel CCCS and provide current gain. Unfortunately, this 
circuit requires two more resistors than the previously discussed OA or CC based 
circuits. Thus, if these resistors were to be integrated then the advanced circuit would 
require significant chip area to implement them, which may render this solution 
undesirable. 
Figure 5.17 illustrates a full schematic of the complete Advanced Reduced Resistor 
Version (RRY) PTAT current generator, including 'Start-Up' circuit, that only 
requires two resistors to form the CCCS element. The total component count for the 
complete circuit is 37 transistors and 6 resistors. 
The operation of each individual circuit block of the Advanced RRV circuit is 
identical to that of the Advanced circuit (see Figure 5.14). Except that, regarding the 
Advanced RR V circuit, the BNN PT AT current generator has been modified slightly 
so that the loop amplifier (Q.,) now controls two high-performance current sources 
formed from the outputs of a Wilson current mirror (QIl - Q18). In addition, R2, R] 
and R., (shown in Figure 5.14) have been removed and replaced with a single new 
resistor RN(see Figure 5.17), where RN is given by: 
RN =R211 R311 R4 (5.15) 
Since under normal conditions R2 = R] = R." (5.15) can be re-expressed as: 
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(5.16) 
Now, neglecting base currents, the overall current gain of the circuit is given by: 
AI = IL = A.,(3& -I) 
Ix "lnx (5.17) 
The total value of resistance required to implement the novel CCCS in both the 
Advanced and Advanced RRV circuits, respectively, is given by: 
R(Adv) = 9& + nx (5.18) 
R(UI/) = & + Rr (5.19) 
Assuming these resistors are integrated using resistance squares of unity value. It can 
be shown that, in terms of the total area needed to implement the resistance attributed 
to the CCCS of both the Advanced RR V and Advanced circuits, the Advanced RR V 
circuit offers a Chip Area Saving (CAS) of: 
C4S=(l- R(AMJW» x 100 =(1_ RN+Rx )XlOO 
R(Adv) 9& +Rx 
(%) (5.20) 
As before, Ix was set equal to 50}t4 at 27°C when Vee = 5V, by trimming RPTAT. The 
values for /W, Rx and N were chosen to be 733.33.0, 200.0 and 5 respectively in order 
to give an overall current gain of 50, an output current equal to 2.5mA and, more 
importantly, to remain consistent, in terms of voltage drop across the CCCS resistors, 
with the previous circuits. 
Table 5.17 shows the temperature performance of significant currents with varying 
power supply values. 
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o 
M 
I 
V) 
Vee Ix "",o"e 27°e 85°e TC(IW) TC(IL) 
(V) (J-LA) I.- (JlA) hemAl I., (J1A) hemAl 1,.,(JlA) hemAl (ppmfC) (ppmfC) 
3 49.980 389.422 1.947 500.714 2.504 596.705 2.984 3312 3313 
4 49.990 389.043 1.945 500.260 2.501 596.206 2.981 3313 3314 
5 50.0(x} 388.706 1.944 499.861 2.499 595.766 2.979 3314 3313 
6.5 50.014 388.272 1.941 499.347 2.497 595.197 2.976 3316 3315 
10 50.041 387.507 1.938 498.431 2.492 594.173 2.971 3317 3316 
Table 5.17 - Temperature Performance of Significant Currents at Various Values of 
Power Supply Voltage (Advanced RRV circuit) 
Table 5. 17 clearly illustrates that I w and h exhibit behaviour close to PT AT. In fact, 
the temperature coefficients are closer to the ideal figure of 3332ppmrC, defined in 
Chapter 3, than those associated with the previous Advanced circuit. Also, at first 
glance, Iwand h appear to be marginally more sensitive to changes in Vee compared 
with the Advanced circuit. This will be confirmed later. In addition, the output 
current remains very close to the design value (i.e. within 81lA) of2.5mA over the 
entire 3V to 10V voltage range. Although the observed performance is very good, it 
is noted that the maximum deviation, of the output current from the design value, is 
twice as worse as that of the Advanced circuit. 
Table 5.18 shows the simulated current gains of two stages of the advanced PTAT 
current generator. I w I Ix. is attributed to the VBS and h II w is attributed to the output 
stage. 
Vee I.-I Ix I.-I Ix I.-I Ix 1.,1 Ix hI I., hI I., hI I., hI I., 
(V) (Ideal) (-40"C) (2TC) (85°C) (Ideal) (-40°C) (27°C) (85°C) 
3 10 10.014 10.018 10.022 5 5.000 5.000 5.000 
4 10 10.002 10.007 10.011 5 5.000 5.000 5.000 
5 10 9.992 9.997 10.002 5 5.000 5.000 5.000 
6.S 10 9.978 9.984 9.990 5 5.000 5.000 5.000 
10 10 9.952 9.960 9.968 5 5.000 5.000 5.000 
Table 5.18 - Simulated Current Gains Attributed to the VBS and 
the Output Stage of the Advanced RRV circuit 
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The re ult indicate that, a before, the current gain of the output stage is virtually 
power uppl and temperature independent and, therefore, remains equal to the ideal 
de ign value, In thi case, the current gain of the VBS (i .e. l wl Ix) shows fair 
agre ment, ith the ideal alue over the entire 3V to 10V power supply voltage range 
but demon trate more variation than that seen with the Advanced circuit. 
The 0 erall curr nt gain ofthe complete mA level PTAT generator circuit, h I Ix, is 
hown in Figur 1 . 
50.2 I 
50 
':' . 
I -
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49.7 
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v cc (V) 
8 U1X(-40 Oeg C) IUIX (27 D_e...:.g_C-,-) __ I 
<Igur I - v rall urrent Gain of the Complete Advanced RRV mA 
Level PTA T Generator Circuit 
he rcult indicat that the erall gain coheres closely to the ideal figure of 50, 
acr 55 b th th 10 Itage range and -40°C to +85°C temperature range. 
H wever, IfFi 'ure 18 I C mpared with Figure 5.12 and Figure 5.15, it can be seen 
that th fthe danced RRV circuit demonstrates much closer 
agrc mcnl with the id al d ign alue of 50 than that of the previous Intermediate 
circuit but shows \ ' rse agreement than that of the Advanced circuit. 
The 'enslti 'ili flx. I .... II. and AT to variations in Vee are shown in Table 5.19, 
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Temperature S(lX) S(lW) S(lL) S(Al) 
CC) (ppmN) (ppmN) (ppmN) (ppmN) 
-40 180 -705 -662 -888 
27 174 -653 -687 -830 
85 170 -608 -624 -778 
Table 5.19 - Sensitivity of Ix, Iw, h and Al to Variations in Vee 
for the Complete Advanced RRV PTAT Current Generator 
The sensitivity of AI varies between -888 ppm/V and -778 ppm/V (-0. %N and -
0.0778 %/V) across the -40°C to +85°C temperature range. These results indicate that 
the current gain is significantly more sensitive to changes in Vee compared with that 
of the Advanced circuit but superior to that ofthe Intermediate circuit. 
The observed sensitivity of Ix is greater than that of the Intermediate circuit, again due 
to the use of the BNN configuration, but less than that of the Advanced circuit. 
However, the output current (It) is significantly more sensitive to changes in Vee than 
that the previous advanced circuit. 
Figure 5.19 displays the additional temperature coefficient that is introduced into h as 
a result of amplifying Ix. If Figure 5.19 is compared to Figure 5.13 and Figure 5.16, it 
is clear that the Advanced RRV circuit offers superior performance, than that of both 
the Intermediate circuit and Advanced circuit. Thus, the Advanced RRV circuit 
introduces the least additional temperature coefficient into the output current. 
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Finall , the rall p w r C nsumption of the circuit is tabulated below in Table 5.20. 
Vee Total Power Consumption (mW) 
(V) -40°C 27°C 85°C 
3 8.035 10.290 12.234 
13 .678 17.440 20.688 
-10 2 .971 36.491 42.984 
Tabl ') _0 - tal Power onsumption of the Complete Advanced 
RR PT AT Current Generator 
5 - 34 
5.3.6 ircuit Performance Comparison 
. able 5 21 how a comparison of the output current temperature 
coefficient fl r th complete Intermediate, Advanced and Advanced RRV circuits. 
Vee 
Temperature Coefficient of IL (ppm/DC) 
Advanced Circuit 
( Int rmediat ircuit Advanced Circuit 
(Reduced Resistor Version) 
3 34.14 3397 3313 
5 3405 3396 3313 
10 33 2 3390 3316 
Tabl .21 - ompari on of T II. for the Complete Intermediate, Advanced 
and Advanced RR V Circuits 
. calculat din hapter • the ideal temperature coefficient ofa PTAT current is 
33 2 ppm! Thu " it i · clear from the above results that the Advanced RRV circuit 
i ur that I con iderably closer to the ideal than that of the other two 
circuit . d an d circuit demon trates the second best performance with the 
In term diate circUIt h \ ing a poor third. 
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Figure 5.20 illustrates a comparison of current gain for the complete Intermediate, 
Advanced and Advanced RR V circuits. The current gain of the Advanced circuit is 
closest to the ideal design target of 50 across the 3V to 10V voltage range. The 
Advanced RR V circuit also offers good performance but is much more sensitive to the 
value of Vee. The Intermediate circuit works as a proof of concept but, in 
comparison, is significantly more sensitive to changes in Vee than the other two 
circuits. This is confirmed in Table 5.22 below. An interesting point of note is that 
the current gain of the Intermediate circuit increases with VCC. This contrasts with 
the current gain behaviour of the Advanced and Advanced RR V implementations, 
which decreases as VCC is increased. The exact mechanism behind this behaviour 
reversal is as yet unknown and requires further investigation. 
Table 5.22 displays a comparison of the sensitivity of the current gain and output 
current to changes in Vee (3V to lOY voltage range). 
Advanced Circuit 
Intermediate Circuit Advanced Circuit (Reduced Resistor 
Temperature 
Version) 
rC) 
S(ll.) S(Al) S(lL) S(AI) S(lL) S(Al) 
(ppmlV) (ppmlV) (ppmlV) (ppmlV) (ppm/V) (ppmlV) 
-40 1906 1859 222 -54 -662 -888 
27 1700 1658 172 -132 -687 -830 
85 1514 1529 96 -186 -624 -778 
Table 5.22 - Sensitivity of It and AI to Variations in Vee for the Complete 
Intermediate, Advanced and Advanced RRV Circuits 
The tabulated results indicate that the output current and current gain of the Advanced 
circuit is least sensitive to changes in Vee. The Advanced RRV circuit also provides 
reasonable results, however, these are still significantly worse than that of the 
Advanced circuit. For example, at 27°C the output current ofthe Advanced RRV 
circuit is approximately 4 times more sensitive to changes in Vee than that of the 
Advanced circuit. Similarly, at 27°C the current gain of the Advanced RRV circuit is 
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approximately 6 times more sensitive to changes in Vee than that of the Advanced 
circuit. Finally, it is clear from the table that the Intermediate circuit offers 
significantly poorer results than either of the other two circuits. 
Table 5.23 demonstrates a comparison of the total DC power consumption at various 
temperature and values. 
Advanced Circuit 
Vee Intermediate Circuit DC Advanced Circuit DC (Reduced Resistor Version) DC 
Power Consumption (1ft H') Power Consumption (mH') Power Consumption (m H') 
(V) -40'C 2TC 8S'C -40'C 2TC 8S'C -40'C 2TC 8S'C 
3 8.165 10.532 12.596 7.931 10.216 12.206 8.035 10.290 12.234 
5 13.976 17.934 21.329 13.528 17.341 20.666 13.678 17.440 20.688 
10 29.813 37.TI4 44.720 28.738 36.364 43.011 28.971 36.491 42.984 
Table 5.23 - Comparison or Total DC Power Consumption for the Complete 
Intermediate, Advanced and Advanced RR V Circuits 
The results show that the total DC power consumption for each circuit is fairly 
constant. However, the Advanced circuit offers a small power saving over the other 
two circuits. The Advanced RR V circuit consumes marginally more power than the 
Advanced circuit. The Intermediate circuit is again the worst performer. 
The resistor total required (including 'Start-Up' and PTAT Current Generator blocks) 
to implement each circuit is also of importance since each additional resistor increases 
the chip area required. These values are shown in Table 5.24. 
Circuit Total Resistors Required 
Intermediate 6 
Advanced 8 
Advanced (RR V) 6 
Table 5.24 - Total of Resistors Required to Implement the Complete 
Intermediate, Advanced and Advanced RRV Circuits (including 'Start-Up' and 
PT AT Current Generator blocks) 
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Finally, a marking scheme is employed in order to evaluate each circuit regarding 
each of the previously mentioned criteria in this section. Circuits are awarded three 
points for offering the best performance, two points for second best performance and 
one point for worst performance in a particular category. Table 5.25 illustrates the 
results. 
Marking Intermediate Advanced Advanced 
Criteria Circuit Circuit Circuit (RRV) 
1C Closest to Ideal 1 2 3 
Accuracy of AI (Vcc=5V, T=27'C) 1 2 3 
Sensitivity of AI and h 1 3 2 
Total DC Power Consumption 1 3 2 
Total Resistors Required 3 1 3 
Total 7 11 13 
Table 5.25 - Performance Evaluation of the Complete Intermediate, Advanced and 
Advanced RR V Circuits 
From the Table 5.25, it is clear that the Advanced RRV circuit offers the best overall 
performance, followed by the Advanced circuit and the Intermediate circuit. 
However, the Advanced circuit does also offer very good accuracy of AI that is very 
close to that provided by the RR V circuit. If the sensitivity of h and AI are considered 
more important than the other areas of performance, the Advanced circuit may 
provide the best results. It is left up to the designer to consider the 'pros and cons' 
and choose the appropriate topology. 
5.4 Summary 
This Chapter highlighted the need for a 'current converter / amplifier that can 
scale-up a reference current, accurately, and without introducing any significant 
additional temperature coefficient.' This was necessary in order to produce accurate 
mA level PT AT currents for biasing a bipolar LNA. 
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Section 5.1 reviewed a range of existing VCCS techniques, that relied on the use of 
OAs and CCs, which could be utilised to provide a mA level output current. 
Similarly, Section 5.2 discussed a range of common CCCS techniques that relied on 
the use of either current mirrors or OAs and CCs, which could also be utilised to 
provide a rnA level output current. It was found that CCCS circuits are inherently 
temperature independent, and hence of the two approaches, VCCS or CCCS, the latter 
. is more attractive. Ilowever, traditional methods often result in an overly elaborate 
circuit with a comparatively high component count. This in tum, may waste valuable 
chip area and result in a circuit that typically is not able to operate at low supply 
voltages. Thus, the need for a new form of CCCS was highlighted. 
Sections 5.3 - 5.3.1 introduced a novel form ofCCCS proposed by the author. This 
new technique has been presented in technical literature [8-10] and has led to a patent 
application [11]. Subsequent Sections 5.3.2 to 5.3.5 discussed four different 
implementations of this technique and these are compared in terms of overall 
performance in Section 5.3.6. 
An Advanced implementation of the novel CCCS was presented which produced an 
accurate output current, exhibiting close to ideal PTAT behaviour. In addition, the 
current gain and output current of this circuit demonstrated very high insensitivity to 
variations in power supply. Although, a drawback of this topology is that four 
resistors are required to define the current gain. 
In order to overcome this disadvantage, a further reduced resistor version of the novel 
CCCS was presented. This required only two resistors to define the current gain (i.e. 
the same as traditional OA or CC based circuits) and produced an output current with 
improved PTAT behaviour. However, this was achieved at the expense of increased 
sensitivity of the current gain and output current to variations in power supply 
voltage. 
It was found that the Advanced RRV circuit produce superior overall results. 
However, if the sensitivity of current gain and output current are considered high 
priority parameters then the Advanced circuit provides a very capable alternative. 
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6.1 A Constant Gain LNA Circuit 
A LNA with novel constant gain bias circuit can now be developed. This is 
achieved by combination of the final LNA design of Chapter 2 and the 'Advanced 
RR V' PTA T CCCS of Chapter 5, as illustrated in Figure 6.1. 
As discussed previously in Section 2.2.1, the collector current of the LNA input 
transistor Q22 should equal 1. SmA (Icon) in order to allow optimum noise 
performance. Now, neglecting base currents, Iel2 = h. In this case, RPTAT is adjusted 
so that Ix = SO,uA at 27°C. Therefore, the required current gain to be provided by the 
CCCS is defined as AI =!...f.... = l.SmA = 30 . 
Ix 
In order to ensure that ROPT= son, and thus, facilitate simultaneous noise and 
impedance matching as defined in Chapter 2, N must equal 1. RN and Rx are then 
chosen as 1.1KD and 100.0, respectively, in order to satisfy (5.17) so that AI = 30. 
lx, 1/, h, Iwand h are measured at 27°C (Vee = 5V) in order to test DC performance. 
These results are tabulated in Table 6.1. 
Ix CpA) 1/ CpA) hCpA) h(mA) AI 
50 53.180 53.587 1.624 32.484 
Table 6.1 - DC current Values and Gain at 27°C (Vee = 5V) 
From Table 6.1, it is clear that the simulated current gain is greater than the desired 
value of30. This is because (5.17), from which the desired value is obtained, assumes 
that Ix = h = h However, if h (the current which exhibits greatest deviation from Ix) 
is substituted for Ix in (5.17) the current gain becomes: 
AI = !..!:.. = ,.,( 3R. V -I) 
I z "l R.¥ 
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Figure 6.1 - Schematic of Final L1\A \\ith No\ el CCCS Bias Circuit. 
R PTAT in\! r -adju t d that h = 50,uA at 27°C and the measured current gain 
becomes At = 0 _ Thi yields a load current h = 1.514mA . These values are 
much clo er t th . de ired 
The i no\ . imulat d at 27-C Impedance matching is provided using identical 
method and c mp Dent valu to tho e defined in Chapter 2. Plots of power gain, 
noi c peru nnane . r 'cr i lation and stability factor fl are illustrated in Figures 
6.2, 63 , 6. and O. , re p ct1vcJ ,in HG mode, and Figures 6.5, 6.6, 6.7 and 6.8, 
respectivel , in m de. 
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LNA Targeted Values Simulated Results (27"C) 
Parameters (2110A0I= - 2170A01:) 
liN SO + jOO 
sO.668-j1.S930 (IIG) sO.s9s+jO.327fl (HG) sO.s38+j2.21sn (IIG) 
s1.743-1.853n (LG) 51.676+jO.03Bn (LG) 51.610+j1.903n (LG) 
lour SO + jOn 
37.l65+jI2.315n (liG) sO.B24-jO.603n (lIG) 5 1.304+j22.34Bn (1I0) 
37.288 t j 11.64 In (LG) SO.334-j 1.407n (LG) SO.363-j22.51Bn (LG) 
A, (ISI/I ) 
ISdB >A,< 20dB 17.3s7dB 17.423dB 17.l02dB 
(IIG) 
A, (lSI/I') 
A,(IIG) - 12dB 4.925dB 4.970dB 4.633dB 
(LG) 
ICP.I • > -lsdB", 
-12.l9dBm (lIG) -12.79dBm(HG) -12.81dBm (HG) 
-3.45dBm (LG) -3.87dBm (LG) -3.9SdBm (LG) 
lIP, >-SdB", 
OdB",(IIG) O.04dBm (HG) 1.23dBm (HG) 
-1.78dRm (tG) -l.07dBm (LG) -1.77dBm (LO) 
NF 
< 2dB (JIG) 1.801 dB (HG) l.803dB (HG) l.808dB (HG) 
<5dB(I.G) 7.I06dB (LG) 7.185dB(LG) 7.278dB (LG) 
IRL > lUll 
35.311dB (IIG) 43.419dB (HG) 32.B80dB (HG) 
32.041dB(LG) 35.659dB (LG) 32.206dB (LG) 
ORL > 12JB 
13.890dB (IIG) 39.899dB (HG) 13.320dB (HO) 
14.166dB (LG) 36.82SdB (LG) 13.l93dB (LO) 
Rc:venc 
Isolation >6OJB 
73.052dB (HG) 72.71sdB (1I0) 72.770dB (1I0) 
(-Su) 
85.199dB (LG) 84.874dB (LG) 84.935dB (LG) 
Table 6.2 - Performance Results of the Constant Gain LNA 
From Figures 6.2,6.5,6.6 and 6.9, it is clear that the LNA is unconditionally stable, in 
both IIG and LG modes, at all frequencies at which the LNA provides gain (i.e. Ap> 
I). Therefore, the LNA is free of any undesired oscillations. A peak power gain of 
17.44SdB is achieved at 2132MHz in HG mode and 4.998dB at 2131MHz in LG 
mode. Hence, an attenuation of 12.447dB is achieved. This shows reasonable 
agreement with the theoretical figure of 12.04dB. 
Figures 6.3 and 6.7 indicate that the noise figure NF is close to the minimum 
obtainable noise figure NfJ.flN, in both HG and LG mode. Again, as expected, a small 
difference exists between these two values. This is again because XIN * XOPT as 
illustrated previously in Table 2.4. The NF is in LG mode is much greater than that of 
the LNA designs in Chapter 2. The reason for this is as yet unclear, however, since 
the only discemable difference between them is the addition of the 'Advanced RRV' 
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CCCS circuit, then, the cause is likely to stem from this. Figures 6.4 and 6.8 show 
that the reverse isolation is very good (>74dB) at all frequencies. 
From Table 6.2 it is clear that the complete LNA meets the target specification, across 
the 2110MlIz to 2170MlIz frequency range at 27°C in HG mode. This is also true in 
LG mode with the exception ofNF. However, this is not such a disaster as it might 
first appear since the purpose of the LG mode is to extend the dynamic range of the 
LNA. In this case the dynamic range is extended by the difference between the IdB 
compression points in HG and LG mode minus the difference between the NFs in HG 
and LG modes (i.e. (lcP-1dR(1.G) -ICP_1dB(HG)J-(NF(LG) -NF(HG)j). Thus, the dynamic 
range is increased by 3.435dB, 3.538dB and 3.390dB at 21 IOMHz, 2I40MHz and 
2170MHz, respectively, in LG mode. However, further noise analysis, in order to 
determine the cause of and ultimately reduce the NF in LG mode, would be beneficial 
in the future in order to further extend the dynamic range. 
The final key aspect of the LNA is that it should also provide constant power gain 
across the entire -40°C to 85°C temperature range. Therefore, the circuit of Figure 
6.1 is re-simulated at -40°C and 85°C. These corresponding gain values are shown in 
Table 6.3. 
Mode 
Frequency Ap@-40°C Ap@27°C Ap@85°C Total Ap Variation 
(A1Hz) (dB) (dB) (dB) (dB) 
2110 17.456 17.357 17.256 0.200 
IIG 2140 17.537 17.423 17.318 0.219 
2170 17.229 17.102 16.992 0.237 
2110 5.038 4.925 4.813 0.225 
LG 2140 5.097 4.970 4.855 0.242 
2170 4.773 4.633 4.515 0.258 
Table 6.3 - Gain Variation Across the -40°C to 85°C Temperature Range 
From Table 6.3, a total gain variation of between 0.2d.B and 0.258dB is seen at 
2110MlIz, 2140Mllz and 2170MHz. Therefore, this circuit offers dramatic 
improvement, in terms of gain variation, over the LNA design with standard current 
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mirror type bias circuit (Figure 2.25) presented in Chapter 2. The total gain variation 
improvement is quantified in Table 6.4. 
TotalAp TotalAp Total 
Frequency Variation Variation Improvement in 
Mode 
(MHz) (Figure 2.25) (Figure 6.1) Ap Variation 
(dB) (dB) (dB) 
2110 1.488 0.200 1.288 
HG 2140 1.500 0.219 1.281 
2170 1.514 0.237 1.277 
2110 1.675 0.225 1.450 
LG 2140 1.682 0.242 1.440 
2170 1.692 0.258 1.434 
Table 6.4 - Total Gain Variation Improvement with 'Advanced RRV' Bias Circuit 
Over Standard Current Mirror Type Circuit 
6.2 Summary 
A constant gain LNA, formed by combination of the novel 'Advanced RRV' CCCS 
of Chapter 5 and the LNA design of Chapter 2, has been presented. This circuit has 
met the target specification of Chapter 1 with the exception of NF in LG mode. 
However, a dynamic range extension of between 3.390dB and 3.538dB in LG mode 
was provided across the 211 OMHz to 2170MHz bandwidth. Furthermore, the LNA 
reduced the gain variation, across the same bandwidth, to between O.2dB and 
O.237dB, in HG mode, and O.225dB and O.2S8dB, in LG mode, across the entire -40·C 
to 85°C industrial temperature range. 
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7.1 Conclusion 
In recent years the introduction of numerous telecommunication products and 
systems has created enonnous growth in the telecommunications industry. Increased 
complexity of these products has led to the need for LNAs that will meet an ever-
demanding specification; this is especially true of circuits intended for use with 3G 
mobile networks. Thus, LNA design is an active area of interest in the research 
community. However, in the author's view, the incidences of novel bias circuit 
design techniques in the technical literature, which are suitable for use in LNA design, 
are few and far between. 
Most bias circuits seen in the technical literature rely on the use of practically 
identical current mirror schemes. Therefore, the major motivation behind and main 
focus of this thesis was to improve on traditional bias circuit design for LNA 
applications. Particularly, with regards to, providing temperature-independent DC 
current amplification of a much smaller temperature-dependent reference current (i.e. 
a Bandgap or PTAT current). The amplified output current can then be used to ensure 
that the LNA will maintain either constant voltage gain or DC power consumption 
across a wide temperature range. 
Chapter 1 identified and explained key parameters that are important to LNA 
design. A perfonnance specification, to which the final LNA subsequent designs 
were targeted, was also described. 
In Chapter 2 a LNA design procedure was outlined for use with unilateral designs in 
order to obtain a minimum noise figure with maximum power transfer using well-
established techniques. A LNA design with both High Gain and Low Gain modes 
was presented, which met the specification of Chapter 1 at 27°C. However, the 
uncompensated bias scheme produced large variations in gain with temperature. 
Thus, highlighting the need for a bias scheme that compensates for variations in 
temperature. 
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In order to achieve constant gain collector current of a bipolar LNA should be made 
proportional to absolute temperature (PTAT). The most common form ofPTAT 
current generator technique, known as bootstrap biasing, was discussed in Chapter 3. 
Numerous combinations of current source and current mirror were analysed and 
compared. Ilowever, it was found that the bootstrap scheme inherently suffers from 
power supply sensitivity, thus, reducing the output current accuracy. A Start-Up 
circuit was also presented. 
Chapter 4 introduced an alternative form of PT AT current generator circuit first 
proposed by Nauta and Nordholt in 1985 [1]. This offered improvements over the 
bootstrap bias technique since it is less sensitive to power supply variations, thus, 
resulting in an improved output current accuracy. However, those authors had not 
taken into account the impact of Early voltage mismatches present in these circuits. 
The author addressed this with extensive analysis in Section 4.1.2.2. It was found that 
provided the mismatch is kept below 3.4%, then, the measured sensitivity. of the 
Nauta and Nordholt circuit, to variations in power supply exceeds that of the best 
'bootstrap bias' type circuit (i.e. the BWCS+VFCM) topology with zero Early voltage 
mismatch. 
Neither of the techniques discussed in Chapters 3 and 4 are suitable for directly 
producing large mA level output currents, which are required for LNA biasing in order 
to maintain sufficient linearity. Therefore, a need exists for some form of current 
amplifier I converter that can scale up a small PT AT reference current or convert a 
PT AT voltage in to a mA level output current, accurately, without introducing any 
additional temperature coefficient. Traditional techniques VCCS and CCCS 
approaches were investigated in Chapter 5. However, these relied on the use ofOAs 
or CCs; often resulting in an over elaborate circuit with a relatively high component 
count. The author proposed an alternative and novel form of CCCS used to scale up a 
PT AT reference current. This work has led to a patent application [2] and technical 
publications (3-5]. 
Chapter 6 culminated in the presentation of a constant gain LNA formed by 
combination of the novel • Advanced RRV' CCCS of Chapter 5 and the LNA design 
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of Chapter 2. This circuit has met the target specification of Chapter 1 with the 
exception of NF in LG mode. However, a dynamic range extension of between 
3.390dB and 3.538dB in LG mode was provided across the 2110MHz to 2170MHz 
bandwidth. Furthermore, the LNA reduced the gain variation, across the same 
bandwidth, to between 0.2dB and 0.237dB, in HG mode, and 0.225dB and 0.258dB, in 
LG mode, across the entire -40·C to 8SoC industrial temperature range. 
7.2 Future Work 
Building on the results ofthis thesis, the author suggests that the next step would be 
to fabricate the LNA in order to compare the actual measured performance with the 
simulated results presented in this thesis. 
However, the main outcome of this thesis is the development ofa novel form of 
CCCS. Although the CCCS has been developed to provide DC current amplification 
in amplifier bias circuits, its use may not be limited to this application. In order to 
define other useful applications, it would be particularly worthwhile to evaluate the 
AC performance of this topology and define its limitations. The author is currently 
undertaking this work. 
The reduced resistor version is a particularly attractive CCCS topology for further 
development as only two resistors define its current gain, thus reducing the required 
chip area and, hence, resulting in a circuit that provides a high quality alternative to 
more traditional OA or CC based CCCS designs. Indeed, it may be particularly 
beneficial to develop a reduced resistor type novel CCCS for use with a modem deep 
sub-micron CMOS process. This would allow the passive 'gain control' resistors to 
be replaced with active resistors formed from CMOS devices. This approach allows a 
higher level of integration, thus, dramatically reducing chip area. The use of CMOS 
devices will also enable operation at very low power supply voltages (i.e. <1.5V) and 
would significantly reduce power consumption. 
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Although not presented here, the author has begun preliminary design work of a 
novel CCCS in a 0.I8um CMOS process. Initial simulation results are promising. A 
detailed investigation of AC performance will be undertaken in order to optimise 
frequency response and these findings will be presented future technical literature. 
The author intends to fabricate a CMOS CCCS demonstrator IC in order to provide 
proof of concept and verify simulation results. 
Finally, it is hoped that the CCCS techniques presented in this thesis may become a 
standard circuit block in the analogue circuit designer's toolkit, offering a viable 
alternative to traditional OA and CC based designs. 
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A-I 
A.l Defining the Output Current of a Basic 
Widlar Current Source 
Applying K ar und the base emitter loop 
gIve . 
. J1z 1 r ".I-Vl>tz---I""lRt = 0 
III 
Where 
And 
J \ Jfr f <wI ";"\ = 1'1 1n----
lSI 
I I I'rl' 2 
Vbfo2 = I'r In----
/ :;2 J'A 
Thcr fore 
A.I) 
(A.2) 
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l SI IS2 III VT 
IRI+ ' t- l'c*2 
1st In III I T 
I ___ 
/ "'" f.n / Iz I T 
A-2 
Iin Iout 
Ql Q2 
Figure Al - A Widlar Current 
Source 
(A3) 
(A4) 
(AS) 
(A6) 
(A 7) 
By definition: 
leI lout li,,=lel+-+-
PI P2 
Therefore: 
PI (. lout) 
leI = PI+l 1'''-7h 
(AS) 
(A9) 
(A 10) 
Finally, by substituting (AIO) back into (AS), the output current is defined as: 
If Pl and P2 are both» I then (AI 0) simplifies to: 
loJ = _Vr [l{_l,_" _1S1.)+_VC._2_-_VC._I] 
RI lout lSI VA 
If VA» L1VCf/ then this result can be further simplified to give the well known 
equation: 
A-3 
(All) 
(AI2) 
(Al3) 
A.2 Defining the Output Current of a Buffered 
Widlar Current Source 
Applying KVL around the base emitter 
loop gives: 
Where: 
leI VrVCWtI 
V".I = Vr In ----
lSI YA 
And: 
IVI'I VrV.,.2 
rb.2 = Vr In----
In 
Therefore: 
(A. 14) 
(A.1S) 
In-- ln - -JOII I+/,T -leI 10111 [/12 + I f tR "," COtI - Vce2] 1 
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Figure A.2 - A Buffered Widlar 
Current Source 
(A. 16) 
(A. 17) 
(A. 18) 
(A 19) 
(A. 20) 
By definition: 
lei = I,,, - IB3 
IB3 is the base current of Q3, which in turn is given by: 
IB3 = (PI + 1)IE2 + (fJ2 + l)IEI 
(PI + I)(fJ2 + I)(fJ3 + 1) 
(A21) 
(A. 22) 
(A23) 
leI and le2 are the emitter currents of QI and Q2 respectively. These, in turn, are given 
by: 
PI+I IEI=--Ici 
PI 
pHI IE2 =--IOfIt 
P2 
(A.24) 
(A2S) 
By combining (A.23), (A.24) and (A.2S) an expression for IB3 can be defined as: 
IBl = Pl/OIIt + PUCI 
. PIP2(P3 + 1) 
By substituting (A.27) into (A.21) we obtain: 
1000t Iel 
li,,=lcI+ +---P2(/33 + 1) PI(P3 + 1) 
A-S 
(A. 26) 
(A27) 
(A. 26) 
lilt = lCI(l+ 1 )+_l_",,_,_ 
IMP) + 1) P2(P) + 1) (A.27) 
Therefore: 
(A.28) 
Finally, by substituting (A.29) back into (A.22), the output current is defined as: 
If P J and Pl are both »1 then (A.29) simplifies to: 
JuuI = Vr [l{l::!... /S2) + VCd-V .... I] 
RI loo.t lSI VA 
If VA » AV ce then this result can be further simplified to give the well known 
equation: 
A-6 
(A. 29) 
(A.30) 
(A. 3 1) 
A4.3 Defining the Output Current of a Wilson 
Current Source 
Applying KVL around the base emitter 
loop gives: 
Where: 
leI 
VboIl = VT In----
lSI VA 
And: 
Therefore: 
(A.32) 
(A.33) 
(A.34) 
1 Jel I Ie _[/12+ 11.D 1 n-- n-- -- C.:nl+ T -
lSI J '2 /12 I'A Vr 
In 
ICI tC2 /h+l/c2R1 V"I-V.,.2 In-=---- +---
l SI [S2 [12 r'r VA 
1 leI 151)+ /'''''2-1 .... 1 = /12+1 ic2RI 
Ic2 In VA /h I 'r 
A-7 
lin 
lC4 
04 
l E4=lC1 
01 
l out 
03 
Figure A.3 - A Wilson Current 
Source 
(A.35) 
(A. 36) 
(A.37) 
(A38) 
By careful examination of Figure A3 it is noted that the diode connected transistor Q4 
acts as a level shift that forces VBEI and VBE2 to be equal. Thus it holds that 
VCEl:::::VCE2. Therefore, (A38) can be rewritten as: 
By definition: 
/C2=-- IEl--P2 ( IE4) 
/12+1 PI 
And: 
Therefore, by substituting (A.44) into (A.43) we obtain: 
lout 
/C1=/'"--Pl 
Also, by substituting (A42) and (A.43) into (A41) we obtain: 
A-8 
(A39) 
(A40) 
(A41) 
(A42) 
(A43) 
(A44) 
(A4S) 
Now, (A.45) and (A.46) are substituted back into (A.40) to give: 
This result can be rewritten as: 
{33 Vr 
lout =---1 
{33+1 Rl 
If PI = h = pJ = PN then the output current is defined as: . 
fW Vr 
1000t=---( 
{3N+l Rl 
A-9 
(A.46) 
(A.48) 
(A. 49) 
(A.Sl) 
If PN» 1 then this result can be further simplified to wve the well known equation: 
(A. 5 1) 
A-tO 
A.4 Defining the Sensitivity of the Output 
Current of a Wilson Current Source to 
Changes in Power Supply Voltage 
For implicity, the output current of a 
Wilson Current Source that is 'Bootstrap 
Biased' with a generic current mirror can be 
written as: 
Vr (A. 52) l out = Ix =-ln AI1I 
Rt 
If Vee changes then so does lout because of 
corresponding changes in A and m. Using 
(A.S2), a further equation can be derived to 
give the sensitivity (S), to changes in Vee, of 
the output current for aPT A T current 
generator circuit comprising of a Wilson 
current source and a generic current mirror. 
By definition: 
Current Mirror 
Out 
IY IX 
Q4 Q3 
Q1 Q2 
Figure A.4 -PTAT Current 
Generator using a Wilson 
Current Source with a l:m 
Emitter Area Ratio 
In 
S =_1_ afOUl = a infoul 
afOUl avec aVec 
(A.S3) 
Now, from rearrangement of(A.S2) we obtain: 
Rtlout = Vr (II1 A+ lnm) (A. 54) 
Noting that RJ is a constant the above result is differentiated with respect to Vee to 
gIve: 
A-ll 
RI-- = Vr --(lnA)+--(lnm) a/out (a a ) avec aVec aVec (A55) 
However m does not change with Vee. Therefore: 
RI a/QIj' = avec OA aVec (A56) 
RI O/ou' = avec A aVec (A57) 
Now if (A57) is divided by (A54), we obtain: 
1 a/out 1 ( 1 OA) 
/(1fIt avec = In("tm) A aVec (A58) 
The above result can now be substituted back into (A.53). Thus. An expression for 
the 'sensitivity of the output current to changes in power supply voltage can be dehned 
as: . 
1 (1 OA ) 
S .. '11l(.1{n) ..t DVCF (A59) 
A-12 
A.5 Method Used to Determine the Forward 
Emission Coefficient (n) of a NPN 
Transistor 
Vl 
DC = 2 . SV 
V2 
DC = 2 . SV 
12 
AC = luA 
Figure A5 - Circuit Used to Determine the 
Forward Emission Coefficient (n) of QI 
A. 5 illustrates the circuit schematic used to determine the forward emission 
coefficient (/1) of Q I. The base and collector currents, IB and Ie respectively, of Q i
were mea ured when VCE= 5V at 2TC: 
IB = 279.06nA 
Ic= 
By definition, the current gain, p, of Qi is given by: 
fi = lc = 49.72 I,u·t 178.17 
18 279.06nA 
(A. 60) 
(A61) 
(A. 62) 
Now, the input resistance, Rm, is swept across an arbitrary range oflow frequencies 
(l Hz-I KHz) where: 
A-13 
V,,, RIn=-1m (A. 63) 
The resulting plot is shown in Figure A4.6. From this plot it is easily determined that 
Rm = 562.67Q at 1 Hz (i.e. very close to DC). 
Mag 
+5 . 00n 
562 . 67 
-5 . 00n 
1 . 0 3 . 0 10 .0 30.0 100.0 300.0 1000.0 
f/ Hz 
Rin 
Figure A.6 - Plot of Input Resistance with Frequency 
By definition the input resistance is also given by: 
R",=L(nl -r) 
f3 + 1 18 (A. 64) 
Therefore, the forward emission coefficient is given by: 
( 1) lERm n = 1+- --fJ (A.65) 
n = ( 1 +_1_) 50£ - 6 x 562.67 = 1.094 
178.17 25.86E-3 
(A. 66) 
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DIRECT CURRENT CONVERTER CIRCUIT 
There are many applications in which an output current of an electronic system is designed 
to be dependent on the input current, the relationship between the input and output currents 
being temperature independent and preferably linear in scaling. Examples of such 
applications include ambient temperature dependent current sources, light intensity 
conversion circuits and precision current dividers. Designs for accurate analogue current 
converters are known but, to achieve the desired current gain, they tend to revert to the use 
of an operational amplifier (Op Amp). However, the use of Op Amp involves the use of a 
comparatively large number of components and a circuit that typically is not able to 
operate at low (less than 3.3V) power supply voltages. 
It is therefore an aim of embodiments of the present invention to provide an analogue 
direct current converter (i.e. amplification or attenuation) circuit that provides an 
improvement on those known from the prior art. 
According to a first embodiment of the present invention there is provided a direct current 
converter circuit comprising a first current mirror having two parallel circuit arms, each 
arm comprising a resistive element in series with a transistor coupled between a reference 
voltage and an input terminal arranged to receive an input current, the first current mirror 
further comprising an intermediate output node arranged to provide an intermediate 
current, the direct current converter circuit further comprising a second current mirror 
having a first transistor circuit having a current path terminal arranged to receive the 
intennediate current and a second transistor circuit having a current path terminal arranged 
to provide an output current, wherein the ratio of the output current to the input current is 
proportional to the ratio of the resistance of the resistive element in each arm of the first 
current mirror and is temperature independent. 
The current converter according to embodiments of the present invention demonstrates a 
number of advantages over the prior art. When implemented in a monolithic integrated 
circuit, a chip area saving is achieved due to the use of fewer components compared to 
current converters using an Op Amp. Dependent on the transistors used, the current 
converter of the present invention is capable of operating with a supply rail voltage 
2 
significantly lower than 3.3V. Since the current gain is set by the ratio of just two resistors, 
the circuit design provides simplicity together with accurate and predictable current gain. 
The same circuit topology can be utilised to produce accurate current ratios greater than or 
less than unity. Furthennore, the circuit design exhibits inherently low temperature 
dependents. 
Embodiments of the present invention will now be described, by way of illustrative 
example only, with reference to the accompanying figures, of which: 
Figure I is a schematic illustration of a temperature independent current converter circuit 
in accordance with embodiments of the present invention, with an enhanced beta current 
mirror input; 
Figure 2 schematically illustrates a temperature independent differential amplifier 
incorporating the current converter circuit according to a further embodiment of the present 
invention; 
Figure 3 schematically illustrates a temperature independent current converter according to 
an embodiment of the present invention with high output resistance; and 
Figure 4 schematically illustrates a high precision embodiment of the temperature 
independent current converter of the present invention. 
A basic embodiment of a circuit according to the present invention is shown in Figure 1. 
The input current to be amplified or attenuated is provided, in this embodiment, by a beta 
enhanced dual output current minor. The two outputs of the current mirror are each 
connected to respective input tenninals of the current converter circuit. Each input 
terminal is connected to a current flow terminal of a transistor, in the example shown in 
Figure 1 a pnp hi-polar transistor Q .. with the collector terminal being connected to the 
input terminal. Connected between the second current flow terminal of Q .. which in this 
case is the emitter terminal, is a first resistor R .. which is in turn connected to a supply 
voltage Vcc. In a similar manner, the second input terminal of the current converter circuit 
is connected to the collector of a second pnp hi-polar resistor 02. with the emitter terminal 
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of Q2 being connected to a second resistor R2, which in tum is also connected to the supply 
voltage Vee. The base terminals (control terminals) of the first and second transistors QI 
and Qz are connected to one another. To provide the necessary bias the emitter of a third 
pnp bi-polar transistor Q] is connected to the base terminals of the first and second 
transistors QI and <b, with the collector of the bias transistor Ql being connected to 
ground. The base terminal of the bias transistor Q] is connected to the collector terminal of 
one of QI or Qz, that is it is connected to one of the two input terminals of the current 
converter circuit The first and second transistors QI and Q2 therefore form a first current 
mirror. with resistors R. and R2 provided as either degeneration resistors. Connected to the 
emitter of the second transistor Qz is the connector terminal of a further bi-polar transistor 
Qs, in this case an npn transistor. The emitter of the further transistor Qs is connected to a 
common ground. The further transistor Qs forms the first transistor in a second current 
mirror. The second transistor of the second current mirror is provided by a further npn 
transistor Q60 The base terminals of the first and second transistors in the second current 
mirror are connected to one another. In the embodiment shown in Figure 1 Q6 actually 
comprises a plurality N of individual transistors, each with their base terminal connected to 
the base tenninal of the first transistor Qs of the second current mirror. Each of the N 
transistors comprising Q6 has an emitter area equal to the emitter area of Qs. The emitter 
terminals of each of the transistors comprising Q6 are connected to the COIIUnon groWld, 
whilst their collector terminals arc connected to an output terminal of the current converter 
circuit, which in use will be connected to a tenninal of a load L. A second bias transistor 
Q •• again also an npn bi-polar transistor, is provided with its collector terminal connected 
to the supply voltage V cc and its emitter terminal connected to the base terminals of Qs and 
Q6 of the second current mirror. The base terminal of the second bias transistor Q. is 
connected to the input terminal of the converter circuit that is not connected to the bias 
terminal of the first bias transistor Ql. It will be appreciated that the second transistor Q6 
of the second current mirror rather than comprising a plurality N individual transistors 
could be a single transistor of similar construction to that of the first transistor Qs of the 
second current mirror, but baving an emitter area N times larger. In either case, the output 
current IL sunk by the second transistor Q6 of the second current mirror is N times the 
current sunk by the first transistor Qs of the second current mirror. 
4 
The operation of the current converter circuit shown in Figure 1 is as follows. The base 
current Ix of the first bias transistor QJ of the first current mirror is typically much smaller 
than the input current 10 flowing through that ann of the circuit. Similarly, the base 
current, Iy of the second bias transistor Q. of the second current mirror. which is only 
supplying the base currents of the paralleled transistors Qs and Q6 in the second current 
mirror, is also very small compared to the output current 10 that also flows through the 
second arm of the first current mirror. The input currents 10 through the two current arms 
are also the collector currents through the first and second transistors Q. and Qz. Since the 
collector currents of Qa and en are substantially equal, the emitter-base voltages, V EDI and 
V SBZ respectively. are also equal. as are their emitter currents, which have a value of Io!up, 
where Up is the common base direct current gain of both Q. and <h Since the bases of Q. 
and <h have a common potential, it follows that the potential difference across the resistors 
R, is equal to the potential difference cross resistor Rz. 
The potential difference across RI is: 
(1) 
While the potential difference across Rz is: 
Vz = [(IoIap) + J]Rz (2) 
Where I is the collector current drawn by the first transistor Qs of the second current 
mirror. Equating equations I and 2 gives the relationship between I and 10, namely: 
J = -1] (3) 
As stated above the collector current IL of the second transistor Q6 of the second current 
mirror is N times the collector current of the first transistor of Q5 of the second mirror, 
which is I. Therefore: 
(4) 
5 
This may also be expressed in tenns of the current scaling, or current gain, AI, which is 
given by: 
(5) 
The common base direct current gain Qp of the transistors QI and Q}, is virtually 
temperature independent, as is also the ratio of the resistors R,1R2. This means that the 
current gain At of the current converter circuit as a whole is also virtually temperature 
independent. Consequently, accurate current gain or attenuation of 10 can be simply 
achieved by manipulating the values of RI1R2 and/or N accordingly. 
As described above, the action of the first current mirror Q" Q2 forces an equal voltage to 
be applied across both resistors R" R2. Consequently, by arranging for resistor R2 to have 
a vaJue less than, say, resistor R. a greater current must be drawn through R2 than RI . 
However, by the action of the current mirror the collector currents through QI and Q2 must 
be the same, so the 'extra' current drawn through resistor R2 is sunk by the first transistor 
Qs of the second cmrent mirror Qs Q6. Any variation in the emitter current (and hence 
collector current) of transistor Q2 with respect to transistor Q. is seen at the base of 
transistor Q .. (the collector current of transistor Qn4 of unit A being independently set) 
varying the emitter-collector current of Q .. and therefore the base current of the first 
transistor Q, of the second current mirror. The variation in the base of Q, causes Qs to 
vary the current I being sunk by an amount corresponding to the original variation in the 
emitter current of <b by transistors Q .. and Qs that enforces the equal emitter currents in the 
transistors QI and Qz of the first cmrent mirror. 
Although it is more straightforward to achieve current attenuation by adjusting the values 
of R, and R2 accordingly, it will be appreciated that current attenuation may aJso be 
achieved by selecting the transistors Qs and Q6 of the second current mirror such that the 
emitter area of the first transistor Q, is N times as large as the emitter area of the second 
transistor Q6, such that k - lIN. Alternatively, the N number of transistors comprising the 
second transistor Q6 of the second mirror may be connected in the known manner such that 
k -lIN. 
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Although the basic embodiment of the current invention shown in Figure 1 is illustrated in 
combination with a simple beta enhanced dual output current mirror, referenced as unit A 
in Figure 1, it will be appreciated that unit A could be any fonn of dual output reference 
current generator or any other circuit that provides an output current 10 that is desired to be 
amplified or attenuated. The output current 10 could also be a variable value current. 
As also noted above, transistor OJ is provided solely to provide the base current for current 
mirror transistors Qa and <a. whilst transistor Q. is provided solely to provide the base 
current for current mirror transistors Qs and Q6. The base currents could be provided by 
replacing Ql with a simple connection between the collector and base of Q .. whilst Q. 
could be replaced by a direct connection between the collector of Q2 and the bases of Qs 
and Q6. However, the result will be significantly less accurate compared with that 
described previously. 
It is known to those skilled in the art that "proportional to absolute temperature" (PTA T) 
bias currents are desired for biapolar junction transistor amplifiers. so that the overall gain 
of the amplifier circuit becomes constant with temperature. Conventional PTA T current 
designs are known in which PTA T currents are provided in the microampere range, but due 
to resistor tolerances, for example. it is difficult to directly generate accurate PTAT 
currents in milliampere range using known PTA T circuit designs. The provision of 
accurate PT AT currents in the milliampere range is desirable for applications such as low 
noise biapolar junction transistor amplifiers for linear radio frequency applications. 
Therefore, a particularly useful application of the current converter of the present invention 
is to amplify the output current amplitude of a conventional PT AT current source circuit. 
Post amplifying the output current using, for example. the circuit shown in Figure 1 forms 
the basis of a millampere output current range PTAT. In this application the unit A of 
Figure I is provided by a conventional low output current level PT AT. As stated above, 
the output currents of the PT AT current generator are proportional to absolute temperature. 
Since the output CUJTents of the conventional PT AT generator comprise the input currents 
10 of the current converter of the present invention, the output current of the converter 
circuit k is also proportional to absolute temperature. 
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A further application of the current converter according to embodiments of the present 
invention is in the provision of a temperature independent differential amplifier. The 
embodiment shown in Figure 2 is an emitter coupled differential amplifier biased with an 
enhanced PTA T current sink, which produces an overall amplifier with differential gain 
that is independent of temperature. The PT AT current sink will be of conventional design 
known in the art providing a current in the microampere range. 
The emitter coupled differential amplifier comprises a first resistor It. connected at one 
terminal to the supply voltage Vee and at the second terminal to the collector of a bi-polar 
npn transistor Qlo, the emitter terminal of which is connected to the collector terminal of" 
the second transistor Q6 of the second current mirror stage of the current converter circuit 
described with reference to Figure 1. The differential amplifier also comprises a second 
resistor Rs which in tum has a first terminal connected to the supply voltage Vee and a 
second terminal connected to the collector terminal of a second transistor QII. which is a 
matched npn bi-polar transistor matched to QIO. The emitter terminal of QII is also 
connected to the input terminal. or collector terminal, of the second transistor Q6 of the 
current converter second current mirror. The base terminals of the two transistors QIO and 
QI I of the differential amplifier provide first and second input terminals to the amplifier, 
whilst first and second output terminals are connected between the transistor and resistor of 
each ann of the differential amplifier. In contrast to the circuit illustrated in Figure 1, in 
the circuit of Figure 2 an additional transistor Q1 of the npn type has been connected 
between the emitter of the second transistor en of the first current mirror and the collector 
terminal of the first transistor Qs of the second current mirror, with the emitter terminal of 
the additional transistor Q7 being connected to the collector of the first transistor Qs of the 
second current mirror. The base bias voltage for the additional transistor Q1 is provided by 
a diode strapped transistor Q9, comprising an npn transistor having its collector and base 
connected to the supply voltage Vee, with its emitter connected to the base of the further 
transistor Q1. The bias current for the diode strapped transistor Q9 is provided by a further 
transistor Q. having a collector terminal connected to the emitter terminal of Q9. and 
therefore also the base terminal of Q7, and its emitter terminal connected to the common 
ground, preferably via a further resistor RJ. The resistor RJ is preferably provided, but not 
necessarily, in order to reduce the collector current of the transistor Qa, as a power saving 
measure below the value of lIan that would have been the case if R3 were omitted. The 
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base of transistor Q. is coMected to the common basis of the first and second transistors 
Qs. Q6 of the second current minor. 
Although a PT AT current could also be provided utilising the circuit shown in Figure 1 in 
conjunction with a PTA T current sink. i.e. by omitting transistors Q7. Qa. Q9 and R3• the 
output current would be less accurately defined due to Val variations in transistors Q, and 
Q6. It should be noted that for the circuit of figure 2 there is no change in the circuit 
function if RJ. Qa. Qg are removed and the voltage bias for the base of Q7 is provided by 
other circuitry of which the design is known from the prior art. R.. Rs. QIO and QIIC8D be 
replaced with other analogous circuitry of which the design is known from the prior art. 
The small signal differential voltage gain, ABO. of the differential amplifier stage is the 
product of the mutual conductance, Sm, of the long tailed pair formed by QI0 and Q11 and 
R.. that is Avo - 8mXR.. The mutual conductance. 8m. is a temperature invariant because 
the collector currents of the two transistors of the differential amplifier stage QIO and QIl 
are PTAT, since the collector currents are provided by the output of the current converter 
circuit which in turn is driven by the PTA T current sunk by the PTA T current sink unit A. 
It therefore follows that the differential voltage gain of the differential amplifier stage is 
also temperature invariant. provided that the resistor R. has a zero temperature coefficient 
of resistance. (Any variation of the load impedance of the amplifier with temperature will 
alter the gain. It is therefore preferable that if using a resistor as the load it should have a 
zero Temperature Coefficient. In the case of RF design the load would use reactive 
components in the place ofR4 and there would be no problem.) 
A further, enhanced. embodiment of the current converter circuit illustrated in Figure 2 is 
shown in the circuit of Figure 3 and may be used as a current sink with a high output 
resistance. In addition to the circuit arrangement as shown in Figure I, additional 
transistors Q7, Qa and Q9t together with optional resistor R). are provided as in Figure 2 and 
perfonn the same function as described with reference to Figure 2. Additionally, a further 
npn bi-polar transistor QIS is provided with its collector tennina) connected to the emitter 
terminal of diode strapped transistor Q9 and its emitter tenninal connected to the collector 
terminal of transistor Q.. The base terminal of additional transistor QI5 is connected to its 
collector terminal and is also connected to the base tenninal of a cascodc transistor Q16, the 
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collector of which is connected to the supply voltage Vee and the emitter to the collector 
terminal of the second transistor Q6 of the second current milTOr of the current converter 
circuit. The additional transistor QI5 is provided to apply a suitable bias to the cascaded 
transistor Q16. Cascoding transistor Q6 by transistor QI6 increases the incremental output 
resistance above that possible with the circuit of Figure 1. The output resistance is now 
greater because QI6 is in the common base configuration. This has a higher output 
resistance than a transistor such as Q6 in the common emitter configuration. The enhanced 
circuit of Figure 3 may additionally be used in conjunction with the differential gain stage 
illustrated in Figure 2 to produce an improved differential gain amplifier with high 
resultant common-mode rejection due to the high incremental output resistance provided 
by the circuit of Figure 3. In this example. the cascaded transistor Qil would be connected 
between the second transistor Q6 of the second current mirror of the current converter and 
the two transistors QIO and QII of the differential amplifier stage. As previously noted with 
respect to Figure 2, R), Qa, Q9 and QIO of Figure 3 may be replaced with other known 
circuitry to provide the desired bias currents. 
A further embodiment of the current converter circuit according to the present invention is 
illustrated in Figure 4. The circuit of Figure 4 is the same as that shown in Figure 3, but 
with the bias transistor 3 used to provide the bias current to the first and second transistors 
QI and Qz of the fITSt current milTOr being replaced with additional transistors Q12. QI3 and 
Q14. Additional transistor Q12, which comprises a further pnp bi-polar transistor has its 
emitter connected to the collector of the first transistor QI of the first current milTOr and its 
collector connected to the output of the current sink unit A. A second further transistor 
Q14. which comprises a npn bi-polar transistor, has its collector connected to the connector 
of the second transistor Q2 of the and its emitter connected to the second current input of 
the current sink unit A, whilst additionally having its emitter connected to the base of the 
first additional transistor Q12. The third additional transistor Ql3. also an npn hi-polar 
transistor. has its collector connected to the common base of the fIrSt and second transistors 
QI and Q2 of the first current milTOr and its emitter connected to the collector terminal of 
the first additional transistor Quo The base terminals of the second and third additional 
transistors Qu. QI4 are connected to one another and also to the collector terminal of the 
second further transistor Q14. The additional transistors Q12, QIl and QI4 fix: the collector-
base voltage V CB of the first and second transistors QI and Qz of the first current mirror of 
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the current converter, so that the collector-base voltages are virtually equal in value and 
independent of power supply voltage Vee variations. Therefore, the current converter 
circuit as a whole exhibits an improved power supply rejection ratio. The circuit illustrated 
in Figure 4 achieves improved accuracy over a wider range of input currents and power 
supply values. 
All of the embodiments of the present invention described above with reference to Figures 
I to 4 have been described with reference to bi-polar junction transistors. However. it will 
be appreciated by those skilled in the art that the current converter circuits described may 
additionally be implemented using field effect transistors, and their derivatives. 
11 
CLAIMS 
J • A direct current converter circuit comprising a first current mirror having two 
parallcl circuit arms, each ann comprising a resistive element in series with a 
transistor coupled between a reference voltage and an input terminal arranged to 
receive an input current, the first current mirror further comprising an intermediate 
output node arranged to provide an intermediate current, the direct current 
converter circuit further comprising a second current mirror having a first transistor 
circuit having a current path terminal arranged to receive the intennediate current 
and a second transistor circuit having a cUrrent path terminal arranged to provide an 
output current, wherein the ratio of the output current to the input current is 
proportional to the ratio of the resistance of the resistive element in each arm of the 
first current mirror and is temperature independent. 
2. . A direct CWTent converter circuit accordin'g to claim I, wherein each ann of the first 
current mirror further comprises a transistor having a first current path terminal 
connected to the respective resistive element, a second current path terminal 
connected to the input tenninal and a control terminal, the control terminal of each 
transistor being connected to one another, whereby in use the current flow through 
the first current path terminal in each circuit ann is substantially equal. 
3. A direct current converter circuit according to claim 2, wherein the intermediate 
output node of the first current mirror is located at a point of connection between 
the resistive element and first current path terminal of the transistor in one of the 
circuit arms. 
4. A direct current converter circuit according to any preceding claim, wherein the 
ratio of the intermediate current to the input current is proportional to the ratio of 
the resistance of the resistive elements in each arm of the first current mirror. 
S. A direct current converter circuit according to any preceding claim, wherein the 
rust transistor circuit of the second current mirror comprises a single transistor and 
the second transistor circuit of the second current mirror comprises N transistors, 
12 
where N is an integer value, whereby the ratio of the output current to the 
intermediate current is N. 
6. A direct current converter circuit according to anyone of claims I to 4, wherein the 
first transistor circuit of the second cUlTent mirror comprises a first transistor having 
a current flow terminal having a first area AI and the second transistor circuit oCthe 
second current mirror comprises a second transistor having a current flow terminal 
having a second area Az, wherein the ratio of the first terminal area to the second 
terminal area is N. 
7. A direct cunent converter circuit according to any preceding claim further 
comprising: 
a fllSt further transistor having a current flow path connected between the 
intermediate output node of the first current mirror and the first transistor of the 
second current milTOr and having a control terminal; 
a second further transistor having a first current flow terminal coupled to a 
first common potential node and a second current flow terminal coupled to the 
control terminal of the first further transistor; and 
a diode element having a current flow path connected in series with the 
current flow path of the second further transistor. 
8. A direct current converter circuit according to claim 7, wherein the diode element 
comprises a diode strapped transistor. 
9. A direct current converter circuit according to claim 7 or 8, wherein a first further 
resistive element is connected between first cunent flow terminal of the second 
further transistor and the first common potential node. 
10. A direct current converter circuit according to anyone of claims 7 to 9 further 
comprising: 
a third further transistor having a current flow path connected between the 
second current flow terminal of the second further transistor and the control 
terminal of the fust further transistor and having a control terminal; and 
13 
a fourth further transistor having a current flow path connected to the output 
current terminal of the second current mirror and having a control terminal, the 
control terminals of the third and fourth further transistors being connected to each 
other. 
11. A direct current converter circuit according to claim 10 further comprising: 
fifth and sixth further transistors each having a current flow path connected 
between the transistor of the respective circuit arms of the first current mirror and 
the respective input terminal, fifth further transistor having a control tenninal 
COMected to the input terminal of the circuit arm of the first current mirror in which 
the sixth further transistor is coMccted; and 
a seventh further transistor having a current flow path COMccted between the 
input terminal of the circuit ann of the first current mirror in which the first current 
mirror transistors and having a control terminal connected to a control terminal of 
the sixth further transistor. 
12. A direct current converter circuit according to any preceding claim, wherein said 
transistors comprise bi-polar transistors. 
13. A direct current converter circuit according to anyone of claims 1 to II, wherein 
said transistors comprise field effect junction resistors. 
14. A direct current converter circuit according to any preceding claim in combination 
with a differential amplifier stage, the differential amplifier stage being coupled to 
the output of the second current mirror. 
1 S. A direct current converter circuit according to any preceding claim in combination 
with a PT AT current source, the PTA T current source being connected to the input 
terminals of the first current mirror. 
Temperature-independent direct current 
converter technique 
M. Green, K. HayatJeh, B.L. Hart and F.J. Udgey 
A novel remperarure-independenl din:cl currenl convener, the subject 
of a P'''nlt .ppllcauon number G8051623.8, ,s presented. Conversion 
ratios from less than uruty 10 In Cllcess of 50 are possible. Simulation 
mcasuremmlS show an outpUt temperature coeffic,ent as low as 
16 ppm/"C O\er the 'Cll1l'c,mllrc range - -10 '" +R5°C 
Illtroductioll : There orc many apl'liCUlions [I, 2) in which Ihe oulpul 
current of an e lectronic circuit or system is designed to be dependent 
on Ihe inpul or a reference currenl, Ihe rtllio OUlpuH:urrenl/inpul-
current being temperature-independent and linear. Designs for accu-
rate IC current converters are known but, to achieve the desired 
current gain, they tend to employ an operational amplifier (op-amp). 
The approach described here is novel in that it permits operation at 
rail voltages lower than !hose at which op-amps normally work, 
although similar results can be obtained using a firsl -generation 
currenl cOl1\eyor (CCI) (3) cOl11hi ned wilh U few addilionallrtlnsislOrs 
as well as two resistors, the ratio of which gives an accurate and 
predictable current gain. 
CirCllit 0J1(' rCllioll : rig I show s one e.\ lllllpic of Ihe proposed currenl 
converter technique. The input current to be amplified (or, in princi-
ple, attenualed) is fed into a standard beta-enhanced dual-output 
current-mirror 14J formed by Q.I. Q.z. Q.3 and Q.4 . The two 
output currents, /01 and /OZ, of the current-mirror are each connected 
to the respective terminals of a voltagc following current mirror 
(VFCM) [51 formed by Qp" Qpz. Qp3 . Q.5 and Q.6· This configura-
tion was chosen for its low s nsitivity to power supply variations. 
Resislors R I and R2 Ihe current gain/ulienuul ion. The feedbaclo. 
loop from the collector of Qn4 to the emitter of Qp3 ensures that the 
emitler currenls of Qp2und Qp3 arc equal (i .e. if 101 = 102 = 10 lIS here). 
The buffering action of the compound emitter-follower formed by Q.9 
and Qt'" makes 18 negligible compared with 10, 
In 
Fig. 1 Simplified .Jchematic of current converter 
35 
30 
20 
2 3 567 
VCO V 
B 9 10 
Fig. 2 n ' III/'l'rtllIIl\' m<,/"d"111 ugUilllt 1"'11','" \/'1
'
1' (1 ' I'Illrage (I,. - 50 ".1) 
Since the bases of Qp2 and Qp3 have a common potential, it follows 
that the potential difference across !he resistor R I is equal to the 
potential difference across resistor Rz. The potential difference across 
RI is : 
(I) 
The potential difference, V 2, across R2 is: 
= (I" + 1\,)R1 (2) 
where Ix is the collector current of Q.? It should be noted that (2) and 
all subsequent equations described below are only valid for ix > O. 
Hence, the condition R I> R2 must be met. Equating (I) and (2) gives 
the relationship between lx and I", namely: 
(3) 
1Tansistors Q.IO and Q.I" whose bases are driven, like those of Q.a and 
Q.7, respectively, supply the output current h . The bias voltage, V BI .... 
for the cascode transistors Q.7 and Qnll is two emitter- base voltage 
drops above earth, and provided by routine circuitry, not shown. QnlO 
and Q.II represent N transistors in parallel, each identical to Q.R and 
Q.7' However, they could be single transistors of similar construction to 
Q.a and Q.7, respectively, but having an emitter area N times as large. 
In eilhcr case Ie. = Ix. Thus: 
(4) 
This may 8.lso be expressed in tenns of the current scaling factor, or 
current gain, AI> which is given by : 
(5) 
It is to be noted that AI> being defined by a resistor ratio, is substantially 
temperature independent. Clearly, it is possible to achieve current 
atlenuatioll as well us gllin by choice of Rio Rz and/or . This work 
is ongoing and currently the subject of a patent application. 
Resufls and discussion: Zarlink Semiconductor supplied the device 
models used for its HJS bipolar process. Simulation tests were made 
using the software package APLAC to determine how accurately (5) 
predicted the value of AT for the following arbitrary, but convenient, 
specification: AT= 50 al 17°(" = 5 and /;. = 50 f1A wilh a TC of 
o ppmj"C. The adopled choice of RI = 2.2 kn, R2 =200 n Mllislics (5). 
Fig. :! and Table: I shows Ihe simulated results for At and its TC. Rail 
supply scnsi li\ity is convenien lly expressed in Table 2 by the parameler 
Sv- S. is defined as the mean percentage change in it per volt change in 
V"", over the V cc range specified. The significance of !he results is that 
(5) can be relied on as a useful design equation because the departure of 
AT from the predicted value is much less than the uncertainty that would 
arise in praclice through the tolemnees on Nand R,/R2 . Thus. if the 
tolerttnces in these were bulh ±2% the overall accuracy would be of the 
order of 4%. 
Table 1: Simulated current gain 
V",,(V) A, (-l00(') A, (21"(') A, (85"(') TC or A, (""llIrCl 
3.2 -I9.9()() 50.()()() 51),0 1 C> 29 
5 50. 100 50. 180 50.160 lb 
10 50.4S0 50.540 50.580 16 
Table 2: Rail supply sensitivity 
T"lIIrcnllurc S,. /d3 5 V) S"ht3 III V) 
--IO·C 0224)., 0.17". 
+27°C' 0.20". 0. l611 0 
+85°(' 0.20·, O.15U n 
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PT AT direct current converter for bias 
circuit applications 
M. Green. K. HayatJch. B.L. Hart and F.J. Lidgcy 
A novel proponional 10 abtolule Imlperature (PTAT) currenl convener 
is pre_ned. OulpUl curtml ,aill muos ill excess of SO aft> possible 
wII1I0III die ... of UI operational amplifia. Simulatioa measuremcnll 
........ an oulrul Icm",:raturc coefficienl ,. ilhin IS rrmfC of lhe 
"'fe"' ....... C."um:ol 0\''''' Ihe I.O'rc .... lurc ran,. of -40 10 +XSoC. 
Intmducliolf: It is particularly desirable to bias bipolar amplifiers 
with a proponional to absolute temperature (PTAT) collector current 
in order to eliminate any variations in voltage gain, that would 
normally arise, with changes in temperature. Traditional PTAT current 
generalors [1.21 can only accuralely produce reference currenls in Ihe 
itA range because of the difficulty in fabricating close tolerance 
resistors of k,w ohmic \'alue «\1111 D). IlowcvCf. useful bias currents 
for bipolar amplifiers are often required to have a value of several rnA 
in order to maintain sufficient linearity. Therefore, there is a need for 
some form of current converter that can scale up a reference current 
accurately and without introducing significant additional temperature 
coefficient (TC). Designs for accurate IC current converters are 
known but, to achieve the desired current gain, they tend to employ 
an operational amplifier (OA) although similar results can be obtained 
using a current conveyor (CC). The novel approach described here 
pennits operation at rail voltages lower than those at which OAs and 
CCs normally work.. Accurate and predictable current gains are 
achieved by choice of a resistor ratio. 
Circllil tlp"rulitln: Fig. I shows an example of the proposed PTAT 
current converter technique. The PTAT reference current to be 
amplified, or attenuated, is developed using a modification of a 
technique descrih\.-d in 131. Qm. forms part ofa simple loop amplifier 
that forces equal CWTCIIts, namely I .. Ilfu and 12, through QN .. QNl 
and QN16 by sensing any difference in these currents and feeding it 
back to the current sources Qp .. Qp) and Q"... This, in conjunction 
with the difference in Y.1f of QNI and QNl, creates the necessary 
condition for the reference current, 111M to be PTAT.lllu is given by: 
11I1:t .... 
RRt:I· 
(I) 
where Y T is the 'thermal voltage' and JI: is the emitter ll'ea ratio of QNl 
to QNI' Additional start-up circuitry, based on a variation of a scheme 
d\.'Scrihcd in [.J I. is pn.\'ided. lIuw\."\'L'I'. fur simplicity it is nut shown 
here. 
". ,.. '" ". 
!70 0,. 0., 0,., ,.... 
L1 I. V. Ow .... Q",o ,... ...... ". 
0"" 81 
0,.; .... t--
a.,. ..... .. 
a.,. a.. u.., 
0,. .... 
a.. 
0 .. 
r'" .. r'" 
"-
Fl •• I SI",plifird Je-/.rlfllltic of PTAT cum,,' CO""f!rtrr 
Rio R2. R) and Rx set the curn.'Ilt gain/allenuation. A 
feedback loop from the collector of Q.V1 to the emitter of QI'6 ensures 
that the eminer currents of Qp .. QI'2. QI'l and Q".. are equal (i.e. if 
Ilfu= II = 12 "" I, as here). The huff .. -ring action of the "'ompuund 
emitler-follower furmed by QNlI and QI'S ensures that I. is negligible 
compared with 13• 
Since the bases of Qp .. QI'2, QI'l and ON have a common potential, 
it follows that the potential difference across the resistors R" R2 and RJ 
is equal to the potential diffen:nce across resistor Rx. It should be noted 
that RI =Rz=R). The potential difference across RI is: 
VI "'/R£I" RI 
while the potential diffen:nce, Y x, across Rx is: 
Vx ... (JRf.'f' + Il )· Rx 
(1) 
(3) 
where Iz is the collector current of Ol'n. Equating (2) and (3) gives the 
relationship between Ix and IIIEF, namely: 
(4) 
Transistors QN9 and QNlOo the bases of which are driven, like those of 
Q/VW and QI'n, respectively, supply the output current h. The bias 
voltage, V .. for the cascade transistors ON/ and ONIO is two base-
emitter voltage drops above earth, and provided by routine circuitry. not 
shown. QN9 and QMO represent If transistors in parallel, each identical 
to Q/VW and QN/. However, they could be single transistors of similar 
construction to Q/VW and QI'n, respectively, but having an emitter area If 
tim\.os as large. In either L'8Se h "'If.lz. Thus: 
(5) 
This may also be expressed in terms of the cum:nt Kaling factor, or 
current gain, A" which is given by: 
A/ =.!L = n • [(!!1.) _I] 
IREF R.I' 
(6) 
It is to be noted that A" being defined by a resistor ratio, is substantially 
temperature independent Clearly, it is possible to achieve cum:nt 
allenuation as well as gain by choice of l'\.'Sislor ralio and/or n. This 
work is currently suhjL'Ct of. CK patent application numhcr [5}. 
Rr.fulu lind dUcu.uiolf: Zarlink Semiconductor supplied the device 
models used for their HJB bipolar process. Simulation tests were 
made using the software package APLAC to determine how accu-
rately (6) predicted the value of A, for the following arbitrary, but 
convenient. specification: A, ... 5U. n ... 5 • .t ... 2 and JIfEF = SO I1A at 
27°C. Thc adopted choice RI ... 2.2 Kn. Rx=200 n satisfies (6) so 
that It ... 2.5 mAo Tahle I shows the simulated results for A, and its 
Te. Rail supply sensitivity is conveniently express.-d in Tahle 2 by the 
parameter S". S" is defined as the mean percentage change in It per 
volt change in Y ce, over the voltage range specified. 
T.ble 1: Simulated current gain of improved cin:uit (A, 
IlI/X,'1 ... 50) 
l'cclV, I--IUOO TC l!'Porn 
3 5U139 5U.9'l5 . 511.9-15 -IS 
511932 50.X79 5UH5b -11 
III 511.725 511.715 50.1011/1 -6 
T.ble %: Rail supply sensitivity 
Ion s •. 13 5 V'I"o' s •. 13 III V, 10 .. , 
-411 Iut 0.1111 
+27 O.tl O.III! 
+H5 0.119 0.U7 
The significance of the results is that (6) can be relied upon as a 
useful design equation. This is because the simulated measurements of 
A, are very close (within less than of the predicted value across the 
cntire - 40 to +K5°C tempcr.tturc and 3 to 10 V voltage r.tnl.'Cs. In 
addition, the PTAT current converter only introduces an additional TC 
magnitude. to the oulput current. of l<.'Ss than 15 prmrC across the 3 
to 10 V entire voltage range. Finally, this circuit exhibits very low 
ELECTRONICS LEITERS 27th April 2006 Vol. 42 No.9 
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sensitivity to changes in power supply voltage. AI differs by no more 
than O.II!!% per volt across the entire 3 to III V voltage range and -40 
to +85°C Icm ..... -rdlurc range. II also off .. -rs Ihe advanlage of a low 
component count. To summarise, this work has presented a novel 
technique for producing accurate PTAT currents at milliampere levels 
without the use of an op-amp. 
Thanks are due to Zarlink Semiconductor, 
Swindon, UK for the device models used in this work. 
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A Novel rnA Level PTAT Current Generator 
Technique 
M. Green, K. Hayatlch. B.L Hart and F J. Lidgey 
School of Technology, Oxford Brookes University, 
Oxford, United Kingdom 
Khayatlch@brookes.ac.uk 
Abstract-An accurate PT AT current of mA Icvells often 
required for biasing bipolar amplifien in order to 
achieve gain flatness over a specific temperature range. 
However, this is often difficult to achieve without the use 
of an Operational Amplifier (Op-Amp). This work 
presents two 2.SmA Proportional To Absolute 
Temperature (PTAl) current generator circuits, based 
on a technique that is the subject of. patent application. 
Simulation measurements show an output Temperature 
Coefficient (TC) within ISppmJ<'C of the reference 
current over the temperature range of -40°C to +8SoC, 
and a rail supply sensitivity of less than 0.320/.. This is 
achieved without the use of an operational amplifier. 
I. INTRODUCTION 
It is desirable to bias bipolar transistor long-tailed pair 
differential amplifiers with a tail current that is PTAT in 
ordcr to minimise variation in voltage gain, that would 
normally arise, with change in temperature. Well established 
PTAT current generators [1-2] can only accurately produce 
reference currents in the microampere range. However, bias 
currents for long-tailed pair bipolar amplifiers are often 
required to have a value of several milliamperes in order to 
produce significant voltage gain and maintain sufficient 
linearity. Therefore, there is a need for some form of current 
converter that can scale-up a reference current, accurately, 
and without introducing any significant additional TC. 
Designs for accurate IC PTAT generators capable of 
producing currents in the milliampere range are known but 
they tend to employ an Operational Amplifier (Op-Amp). 
The novel approach described here permits operation at rail 
voltages lower than those at which Op-Amps normally work. 
Accurate and predictable current gains are achieved by 
choice of a resistor ratio. 
II. CIRCUIT OPERATION 
A. Basic Circuit 
Figure 1 shows one example of the proposed PTAT 
current generator circuit technique. The PT AT reference 
current to be amplified, or attenuated, is developed using a 
modification of a technique described in [3]. The high 
performance PTAT current generator is formed by QNI, QN1, 
QNJ, QN4. QN5, QPI. Qn, QpJ and RRU' The reference 
current, IREFt is given by the well known equation shown 
below: 
( vr} IREF= -- Inx RREF (1) 
Where, Vr is the 'thermal voltage' and x is the emitter 
area ratio of QN] to QNI. Additional start-up circuitry based 
on a variation of a scheme described in [4] is provided. 
However, for simplicity is not shown here. 
I REP is mirrored via QN6 and QN7, by a magnification 
factor y, to form two virtually identical output currents, 101 
and 101, Thus: 
IOl=/oz=/o=IREF.Y (2) 
101 and 101 are each connected to the respective terminals 
ofa Voltage Following Current Mirror (VFCM) [5] formed 
by QN, Qp5. QP6. QN8 and Q,..,. This configuration and that of 
the PT AT current generator were both chosen for their low 
sensitivity to power supply variations. Resistors RI and Rx 
set the current gain/attenuation. The feedback loop from the 
collector of QN7 to the emitter of Qn ensures that the emitter 
currents of Qp5 and Qn are equal (i.e., if 101 "" 101 "" lOt as 
here); the buffering action of the compound emitter-follower 
formed by QN14 and Qn makes Is negligible compared with 
10, 
Since the bases of Qp5 and Qn have a common potential, 
it follows that the potential difference across the resistors R, 
is equal to the potential difference across resistor Rx. The 
potential difference acrossR I is: 
.nl_ 
'nU 
EJ 
Fig. 1 - Simplified Schematic or Basic 2.5mA PT AT Current Generator 
1' 1 = /". RI (3) 
Denoting the collector current of QNIO by lx, the potential 
difference across Rx is: 
(4) 
Equations 2, 3 and 4, wben combined, give the relationship 
between fxand IRa, namely: 
(5) 
Transistors QNI2 and QNIJ, whose bases are driven, like those 
of QNI/ and QNIO. respectively, supply the output current h. 
The bias voltage, VB, for the ca code transistors QNIO and 
QNlJ is two emitter-base voltage drops above earth, and 
provided by routine circuitry, not hown. QNI] and QN/J 
represent n transistors in parallel, each identical to QNIO and 
QNlI. However, they could be single .transistors of 
construction to QNIO and Q/VI/ re pecttvely, but bavmg an 
emitter area 11 times as large. In cither case, h = II.Ix. Thus: 
(6) 
This may also be expressed in terms of the current scaling 
factor, or current gain, Ai> which is given by: 
AI = = -I] 
JRU R\ (7) 
It is to be noted that AI> being defined by a resistor ratio, is 
substantially temperature independenl Clearly, it is 
possible to achieve current attenuation as well as gain by 
choice of R I, Rxandlor 11 andy. 
B. Improved Circuit 
Figure 2 sbows an alternative configuration of the 
proposed PT AT current generator circuit technique. The 
high performance PT AT current generator is still formed by 
QN/, QN2, QN3, QN4, QN5, QP/, Qn, Qp3 and RREP but with the 
addition of QN6, QN, R" R2. RJ and Rx. These additions 
provide an extra PT AT current, J" that is identical to the 
reference current., IRE?' 1, is given by: 
Vee 
RI 
I x C'pS rL 
13 D 
n c. 11 
C.I c-g 
o D 
Fig. 2 - Simphfied Schematic of Improved 2.5mA PTA T CUtrellt Generator 
( 
VI ) I I = 1Iu.1 = --. . In X 
R fW 
(8) 
The start-up circuitry based on that shown in l4J remains 
unchanged (not shown for simplicity). This configuration 
differs in that Ix i tapped directly from the PT AT generator 
and, thus, the need for a VFCM stage or equivalent is 
negated whilst also reducing the overall circuit power 
consumption. 
In this case, R I , R1, RJ and R. provide the current 
gain/attenuation. It should be noted that R
" 
R] and RJ arc 
identical. The operation of both the feedback loop and 
output current stage are identical to that shown in figure I . 
Hence, using previous derivation it can be shown that: 
IL =n11 )-1] = JRU 11 (10) 
Similarly, the current scaling factor, or current gain, AI, 
which is given by: 
AI = -IJ (11) 
iR£F Rr 
Clearly (7) and (11) arc identical if the magnification 
factor y is unity. 
Ill. RESULTS AND DISCUSSION 
Zarlink Semiconductor supplied the device models used 
for their HJB bipolar process. Simulation tests were made 
using the software package APLAC to determine how 
accurately equations 7 and 11 predicted the value of Al for 
both circuits using the following arbitrary, but convenient, 
specification: 
A, = 50, Y = 1, n = 5 and IREP = at 27°C. The 
adopted choice IV - 2.2KO, R: 2000, satisfies equation 7 
so that h = 2.5mA. 
Tables I and II show the simulated results, for AJ and its 
TC, regarding the basic and improved circuits respectively. 
Rail supply sensitivity for the basic and improved circuits is 
conveniently expressed in Tables ill and IV by the parameter 
Sv. Sv is defined as the mean percentage change in It per 
volt change in Vee. over the voltage range specified. 
TABLE!. 
Simulated Cunent Gain of Basic Cixcuit (AI Target=50) 
Vee A, A, 
(V) (-40°C) (27°C) (85°C) (ppml°C) 
3 49.429 49.447 49.487 +9 
5 49.746 49.753 49.765 +3 
10 50.275 50.274 50.249 -4 
TABLE II. 
Simulated Cunent Gain ofhnproved Circuit (AI Target=50) 
Vee A, A, TCofA, 
(V) (-40°C) (27°C) (85°C) (ppml°C) 
3 51.039 50.995 50.945 -15 
5 50.932 50.879 50.856 -12 
10 50.725 50.715 50.686 -6 
TABLE III. 
Rail Supply Sensitivity of Basic Circuit 
Temperature Sv A.,. (3V -5Y) Sv (3V-1OY) 
-40°C 0.32% 0.24% 
+27°C 0.31% 0.24% 
+85°C 0.28"10 0.22% 
The significance of the results is that equation 7 can be 
relied upon as a useful design equation for both the basic and 
improved circuit. This is because the simulated results for AI 
are very close (within less than 1.2%) to the design value 
across the entire -40°C to +85°C temperature range and 3V 
to IOV voltage range. Although, it is noted that values of AI 
produced by the basic circuit of figure I are closer 
to the design value than those produced by the Improved 
circuit of figure 2. 
TABLE IV. 
Rail Supply Sensitivity of hnproved CiIcuit 
Temperature Sv A, (3V-5Y) Sv A, (3V-IOY) 
-40°C 0.11% 0.08% 
+27°C 0.11% 0.08% 
+85°C 0.09% 0.07% 
The significance of the results is that equation 7 can be 
relied upon as a useful design equation for both the basic and 
improved circuit. This is because the simulated results for AI 
are very close (within less than 1.2%) to the design value 
across the entire -40°C to +85°C temperature range and 3V 
to 10V voltage range. Although, it is noted that values of AI 
produced by the basic circuit of figure 1 are generally closer 
to the design value than those produced by the improved 
circuit of figure 2. 
In addition, the amplifying section of both circuits only 
introduces an additional TC, to the output current, of no 
more than 15ppml'C across the entire voltage range. 
However, it is clear that the TC introduced by the circuit of 
figure 1 is superior to that of figure 2. Also, these circuits 
both exhibit high insensitivity to changes in power supply 
voltage. The improved circuit of figure 2 obtains the best 
results, as AI differs by no more than 0.08% per volt across 
the entire 3V to IOV voltage range and -40'C to +85'C 
temperature range. It also offers the advantages of reduced 
component count and current consumption. In summary, 
this work has presented a novel technique for producing 
accurate PT AT currents of milliampere level without the use 
of an Op-Amp. 
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